• Proceedings of the International Microelectronics And Packaging Society Conference
• /
• 2000.04a
• /
• pp.109-109
• /
• 2000

Recently, carbon nanotube has been investigating for field emission display ( (FED) applications due to its high electron emission at relatively low electric field. However, the growing of carbon nanotube generally requires relatively high temperature processing such as arc-discharge (5,000 ~ $20,000^{\circ}C$) and laser evaporation (4,000 ~ $5,000^{\circ}C$) methods. In this presentation, low temperature growing of carbon nanotube by plasma enhanced chemical vapor deposition (PECVD) using nickel catalyst which is compatible to conventional FED processing temperature will be described. Carbon n notubes with average length of 100 run and diameter of 2 ~ $3\mu$ill were successfully grown on silicon substrate with native oxide layer at $550^{\circ}C$using nickel catalyst. The morphology and microstructure of carbon nanotube was highly depended on the processing temperature and nickel layer thickness. No significant carbon nanotube growing was observed with samples deposited on silicon substrates without native oxide layer. This is believed due to the formation of nickel-silicide and this deteriorated the catalytic role of nickel. The formation of nickel-silicide was confirmed by x-ray analysis. The role of native oxide layer and processing parameter dependence on microstructure of low temperature grown carbon nanotube, characterized by SEM, TEM XRD and R없nan spectroscopy, will be presented.

• The Transactions of The Korean Institute of Electrical Engineers
• /
• v.59 no.1
• /
• pp.130-133
• /
• 2010

Although many structures based on $SnO_2$ nanowires have been demonstrated, there is a limitation towards practical application due to the unwanted contact potential between the metal electrode and the $SnO_2$ nanowire. This is mostly due to the presence of the native oxide layer that acts as an insulator between the metal contact and the nanowire. In this study the contact properties between Ti/Au contacts and a single $SnO_2$ nanowire was compared to the electrical properties of a contact without the oxide layer. RIE(Reactive Ion Etching) is used to selectively remove the oxide layer from the contact area. The $SnO_2$ nanowires were synthesized by chemical vapor deposition (CVD) and dispersed on a $Si/Si_3N_4$ substrate. The Ti/Au (20nm/100nm) electrodes were formed bye-beam lithography, e-beam evaporation and a lift-off process.

• Transactions of the Korean hydrogen and new energy society
• /
• v.29 no.6
• /
• pp.627-634
• /
• 2018

Gallium-based liquid metal, e.g., eutectic gallium-indium (EGaIn), is highly attractive as an electrode material for flexible and stretchable devices. On the liquid metal, oxide layer is spontaneously formed, which has a wide band-gap, and therefore is electrically insulating. In this paper, we fabricate a capacitor based on eutectic gallium-indium (EGaIn) liquid metal and investigate its cyclic voltammetry (CV) behavior. The EGaIn capacitor is composed of two EGaIn electrodes and electrolyte. CV curves reveal that the EGaIn capacitor shows the behavior of electric double-layer capacitors (EDLC), where the oxide layers on the EGaIn electrodes serves as the dielectric layer of EDLC. The oxide thicker than the spontaneously-formed native oxide decreases the capacitance of the EGaIn capacitor, due to increased voltage loss across the oxide layer. The EGaIn capacitor without oxide layer exhibits unstable CV curves during the repeated cycles, where self-repair characteristic of the oxide was observed. Finally, the electrolyte concentration is optimized by comparing the CV curves at various electrolyte concentrations.

• Electrical & Electronic Materials
• /
• v.8 no.3
• /
• pp.352-356
• /
• 1995

Native oxide layer on MCT (HgCdTe) has been grown uniformly in H$\_$2/O$\_$2/ electrolyte through anodic oxidation method. It has been determined that anodic oxidation of HgCdTe in H$\_$2/O$\_$2/ electrolyte proceeds immediately with the input of constant currents without any induction time required for anodic oxideation in KOH electrolyte. Oxide layer with the resistivity of 2*10$\^$10/.ohm.cm and the refractive index of 2.1 suggested the possibility of well matching combination layer with ZnS for MCT MIS device. XPS results indicated that the major components of oxide layer grown in H202 solution is TeO$\_$2/ with the possibility of small amounts of CdTeO$\_$3/.

• Journal of the Korean Institute of Electrical and Electronic Material Engineers
• /
• v.13 no.2
• /
• pp.125-130
• /
• 2000

Two step growth of reduced pressure chemical vapor eposition has been successfully developed to achieve in-situ phosphorus-doped silicon epilayers, and the characteristic evolution on their microstructures has been investigated using scanning electron microscopy, transmission electron microscopy, and secondary ion mass spectroscopy. The two step growth, which employs heavily in-situ P doped silicon buffer layer grown at low temperature, proposes crucial advantages in manipulating crystal structures of in-situ phosphorus doped silicon. In particular, our experimental results showed that with annealing of the heavily P doped silicon buffer layers, high-quality epitaxial silicon layers grew on it. the heavily doped phosphorus in buffer layers introduces into native oxide and plays an important role in promoting the dispersion of native oxides. Furthermore, the phosphorus doping concentration remains uniform depth distribution in high quality single crystalline Si films obtained by the two step growth.

• Journal of the Korean Society of Manufacturing Technology Engineers
• /
• v.22 no.3_1spc
• /
• pp.544-550
• /
• 2013

A grooved surface with anisotropic wettability was fabricated on a silicon substrate using photolithography, reactive ion etching, and a KOH etching process. The contact angles (CAs) of water droplets were measured and compared with the theoretical values in the Cassie state and Wenzel state. The experimental results showed that the contact area between a water droplet and a solid surface was important to determine the wettability of the water. The specimens with native oxide layers presented CAs ranging from $71.6^{\circ}$ to $86.4^{\circ}$. The droplets on the specimens with a native oxide layer could be in the Cassie state because they had relatively smooth surfaces. However, the CAs of the specimens with thick oxide layers ranged from $33.4^{\circ}$ to $59.1^{\circ}$. This indicated that the surface roughness for a specimen with a relatively thick oxide layer was higher, and the water droplet was in the Wenzel state. From the CA measurement results, it was observed that the wetting on the grooved surface was anisotropic for all of the specimens.

• Proceedings of the Korean Vacuum Society Conference
• /
• 2013.08a
• /
• pp.140.1-140.1
• /
• 2013

The native silicon-oxide (SiOx) layer at the metal/Silicon interface acts as an electrical resistance to the metal contact of devices. Various methods are proposed for removing this layer, such as sputtering before metal contact formation or high temperature annealing. We studied the chemical evolution of the Au/SiOx/Si system during the annealing at $500^{\circ}C$ using a spatially resolved photoelectron emission method. Scanning photoelectron emission microscopy (SPEM) and core level spectra from local area of the sample show the inhomogeneous oxidation and formation of silicide of Au, as well as valence band spectra reveals the role of Au atoms during the dissociation process of SiOx.

• Journal of the Korean Institute of Telematics and Electronics A
• /
• v.28A no.5
• /
• pp.380-386
• /
• 1991

Hydrogen plasma-assisted epitaxial(PAE) growth of GaAs/Si and GaAs/Ge/Si with Ge buffer layer has been investigated. By means of photoluminescence, Nomarski microscopu, and $\alpha$-step, it could be known that GaAs on Si with Ge buffer layer has better crystalline quality than GaAs on Si without Ge buffer layer. The stoichiometry of GaAs layer on Si was confirmed by the depth profile of Auger electron spectroscope (AES). Also the native oxide(SiO$_2$) layer on Si substrate was plama-etched and the removal of the oxide layer was confirmed by AES. Photoluminescence peak wavelength of GaAs/Ge/Si with Ge buffer of 1\ulcorner thickness and GaAs growth rate of 160$\AA$/min was 8700$\AA$and FWHM was 12$\AA$.

• Proceedings of the Korean Vacuum Society Conference
• /
• 2016.02a
• /
• pp.143.1-143.1
• /
• 2016

Ge is a promising candidate to replace Si in MOSFET because of its superior carrier mobility, particular that of the hole. However Ge oxide is thermodynamically unstable. At elevated temperature, GeO is formed at the interface of Ge and GeO2, and its formation increases the interface defect density, degrading its device performance. In search for a method to surmount the problem, we investigated Ge oxidation through an inert capped oxide layer. For this work, we prepared low doped n-type Ge(100) wafer by removing native oxide and depositing a capping layer, and show that GeO2 interface can be successfully grown through the capping layer by thermal oxidation in a furnace. The thickness and quality of thus grown GeO2 interface was examined by ellipsometry, XPS, and AFM, along with I-V and C-V measurements performed at 100K to 300K. We will present the result of our investigation, and provide the discussion on the oxide growth rate, interface state density and electrical characteristics in comparison with other studies using the direct oxidation method.

• Journal of the Korean Electrochemical Society
• /
• v.20 no.1
• /
• pp.1-6
• /
• 2017

This study investigated the effect of surface pretreatment, which removes native Cu oxides on Cu seed layer, on subsequent Cu electro-/electroless deposition in Cu interconnection. The native Cu oxides were removed by using citric acid-based solution frequently used in Cu chemical mechanical polishing process and the selective Cu oxide removal was successfully achieved by controlling the solution composition. The characterization of electro-/electrolessly deposited Cu films after the oxide removal was then performed in terms of film resistivity, surface roughness, etc. It was observed that the lowest film resistivity and surface roughness were obtained from the substrate whose native Cu oxides were selectively removed.