• Title/Summary/Keyword: Multimedia Architecture

Search Result 726, Processing Time 0.026 seconds

Real-time Scheduling on Heterogeneous Multi-core Architecture for Energy Conservation of Smart Mobile Devices (스마트 모바일 장치의 에너지 보존성을 높이기 위한 비대칭 멀티 코어 기반 실시간 태스크 스케쥴링)

  • Lim, Sung-Hwa
    • Journal of Digital Contents Society
    • /
    • v.19 no.6
    • /
    • pp.1219-1224
    • /
    • 2018
  • Nowaday, smart mobile devices on Internet of Things are required to process and deliver greate amount of data in real-time. Therefore, heterogeneous mult-core architecture such the big.LITTLE core architecture, which shows high energy conservation while guaranteeing high performance, are widely employed on up to date smart mobile devices. The LITTLE cores should be highly utilized to gain higher energy conservation because LITTLE cores have much higher energy efficiency than big cores. In this paper, we propose a core selection algorithm, which tries to firstly assign a real-time task on a LITTLE core rather a big core while the task can be finished within its own deadline. We also perform simulation as performance evaluation to show that our proposed algorithm shows higher energy conservation while guaranteeing the required performance.

Design for the Multimedia Messaging Engine for Electronic Traffic Administration Services (전자교통행정서비스를 위한 멀티미디어 메시징 엔진의 설계)

  • Kung Sang-Hwan;Koh Hyon-Hee
    • The Journal of the Korea Contents Association
    • /
    • v.5 no.6
    • /
    • pp.10-19
    • /
    • 2005
  • It may not be strange to anticipate that the forth-coming epoch of electronic government would bring us lots of convenience on account of ubiquitous environment with mobile devices. Such environment enables us to access the up-to-date information anytime and also a worker to carry out administration services to perform one's line of duty at anytime with electronic, handy devices such as PDA. What we now recognize from the field of electronic traffic administration services is that the office work flow as well as the public services has been remarkably improved by using of not only text but video and image information under the distributed, mobile environment. One of key requirements of this kinds of services is the feature of exchanging various information among multiple information publishers and subscribers. We call this feature Messaging Services generally The study in this paper focuses on the architecture design of the Messaging Engine software, complying with the pattern-oriented software architecture design methodology. And our contribution also goes to the discovery of three architecture patterns found in the design process and the efficient multi-threading architecture compared to one of the Messaging Engine solutions.

  • PDF

A Distributed Instant Message System Architecture using Media Control Channel (미디어 제어 채널을 사용한 분산 인스턴트 메시지 시스템 구조)

  • Kim, Byung Chul;Jang, Choonseo
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.20 no.5
    • /
    • pp.979-985
    • /
    • 2016
  • In this paper, a distributed instant message system with multiple servers architecture which can distribute system load effectively using an extended media control channel has been presented. A media control channel provides establishing a reliable control channel and also keeping a reliable control channel between SIP server and client in the field of real-time media transport area. In this study, a new instant message system architecture which can distribute massive instant message including multimedia data to multiple servers has been presented. The presented instant message system architecture can distribute system load by extending media control channel. For this purpose, media control channel messages, which distribute system load to multiple servers dynamically according to increasing number of users, have been designed in our presented system. And, in our research, an exchanging procedures of media control channel messages between servers have also been presented. The performance of the proposed system has been analysed by simulation.

Development of a High Performance Web Server Using A Real-Time Compression Architecture (실시간 압축 전송 아키텍쳐를 이용한 고성능 웹 서버 구현)

  • 민병조;강명석;우천희;남의석;김학배
    • Journal of the Korea Computer Industry Society
    • /
    • v.5 no.3
    • /
    • pp.345-354
    • /
    • 2004
  • In these days, such services are popularized as E-commerce, E-government, multimedia services, and home networking applications. Most web traffics generated contemporarily basically use the Hyper Text Transfer Protocol(HTTP). Unfortunately, the HTTP is improper for these applications that comprise significant components of the web traffics. In this paper, we introduce a real-time contents compression architecture that maximizes the web service performance as well as reduces the response time. This architecture is built into the linux kernel-based web accelerating module. It guarantees not only the freshness of compressed contents but also the minimum time delay using an server-state adaptive algorithm, which can determine whether the server sends the compressed message considering the consumption of server resources when heavy requests reach the web server Also, We minimize the CPU overhead of the web server by exclusively implementing the compression kernel-thread. The testing results validates that this architecture saves the bandwidth of the web server and that elapsed time improvement is dramatic.

  • PDF

A Parallel Hardware Architecture for H.264/AVC Deblocking Filter (H.264/AVC를 위한 블록현상 제거필터의 병렬 하드웨어 구조)

  • Jeong, Yong-Jin;Kim, Hyun-Jip
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.43 no.10 s.352
    • /
    • pp.45-53
    • /
    • 2006
  • In this paper, we proposed a parallel hardware architecture for deblocking filter in K264/AVC. The deblocking filter has high efficiency in H.264/AVC, but it also has high computational complexity. For real time video processing, we chose a two 1-D parallel filter architecture, and tried to reduce memory access using dual-port SRAM. The proposed architecture has been described in Verilog-HDL and synthesized on Hynix 0.25um CMOS Cell Library using Synopsys Design Compiler. The hardware size was about 27.3K logic gates (without On-chip Memory) and the maximum operating frequency was 100Mhz. It consumes 258 clocks to process one macroblock, witch means it can process 47.8 HD1080P(1920pixel* 1080pixel) frames per second. It seems that it can be used for real time H.264/AVC encoding and decoding of various multimedia applications.

Development of a High Performance Web Server Using A Real-Time Compression Architecture (실시간 압축 전송 아키텍쳐를 이용한 고성능 웹서버 구현)

  • Min Byungjo;Hwang June;Kim Hagbae
    • The KIPS Transactions:PartC
    • /
    • v.11C no.6 s.95
    • /
    • pp.781-786
    • /
    • 2004
  • In these days, such services are popularized as E-commerce, E- government, multimedia services, and home networking applications. Most web traffics generated contemporarily basically use the Hyper Text Transfer Protocol(HTTP). Unfortunately, the HTTP is improper for these applications that comprise significant components of the web traffics. In this paper, we introduce a real-time contents compression architecture that maximizes the web service performance as well as reduces the response time. This architecture is built into the linux kernel-based web accelerating module. It guarantees not only the freshness of compressed contents but also the minimum time delay using an server-state adaptive algorithm, which can determine whether the server sends the compressed message considering the consumption of sewer resources when heavy requests reach the web server. Also, We minimize the CPU overhead of the web server by exclusively implementing the compression kernel-thread. The testing results validates that this architecture saves the bandwidth of the web server and that elapsed time improvement is dramatic.

VLSI architecture design of CAVLC entropy encoder/decoder for H.264/AVC (H.264/AVC를 위한 CAVLC 엔트로피 부/복호화기의 VLSI 설계)

  • Lee Dae-joon;Jeong Yong-jin
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.30 no.5C
    • /
    • pp.371-381
    • /
    • 2005
  • In this paper, we propose an advanced hardware architecture for the CAVLC entropy encoder/decoder engine for real time video compression. The CAVLC (Context-based Adaptive Variable Length Coding) is a lossless compression method in H.264/AVC and it has high compression efficiency but has computational complexity. The reference memory size is optimized using partitioned storing method and memory reuse method which are based on partiality of memory referencing. We choose the hardware architecture which has the most suitable one in several encoder/decoder architectures for the mobile devices and improve its performance using parallel processing. The proposed architecture has been verified by ARM-interfaced emulation board using Altera Excalibur and also synthesized on Samsung 0.18 um CMOS technology. The synthesis result shows that the encoder can process about 300 CIF frames/s at 150MHz and the decoder can process about 250 CIF frames/s at 140Mhz. The hardware architectures are being used as core modules when implementing a complete H.264/AVC video encoder/decoder chip for real-time multimedia application.

Providing Fairness in Diffserv Architecture using Buffer Management Method (차등서비스 구조에서 버퍼관리기법을 이용한 공평성 제공)

  • 김중규
    • Proceedings of the Korea Society for Industrial Systems Conference
    • /
    • 2003.05a
    • /
    • pp.8-13
    • /
    • 2003
  • Historically, IP-based internets have been able to provide a simple best-effort delivery service to all applications they carry. Best effort treats all packets equally, with no service level, packet loss, and delay. But the needs of users have changed. The want to use the new real-time, multimedia, and multicasting applications. Thus, there is a strong need to be able to support a variety of traffic with a variety of quality-of-service requirements. The DiffServ architecture, proposed by the Internet Engineering Task Force(IETF), has become the most viable solution for provising QoS over IP networks. The DiffServ architecture does not specify any handling method between AF out-profile packets and BE packets. This paper propose a mechanism for supporting inter class fairness in the DiffServ architecture. Ⅰ proposed a modified Weighted Round Robin method to protect the BE traffic from AF out-profile packets in the core routers. The proposed technique is evaluated through simulation. Simulation results indicate that the proposed method provides better protection not only for BE packets from AF out-profile packets, but also for the AF in-profile packets in congested networks.

  • PDF

Reduction Method of Network Bandwidth Requirement for the Scalability of Multiplayer Game Server Systems (멀티플레이어 게임 서버 시스템의 규모조정을 위한 통신 대역폭 요건 감소 기법)

  • Kim, Jinhwan
    • The Journal of the Institute of Internet, Broadcasting and Communication
    • /
    • v.13 no.4
    • /
    • pp.29-37
    • /
    • 2013
  • Multiplayer games typically organized based on a client-server(CS) or peer-to-peer(PP) architecture. The CS architecture is not scalable with the number of players due to a large bandwidth requirement at the server. The PP architecture, on the other hand, introduces significant overhead for the players, as each player needs to check the consistency between its local state and the state of all other players. We then propose a method that combines the merits of CS and PP. In this method, players exchange updates with lower priority in a peer-to-peer manner but communicate directly with a central server for the other updates. As a result, the proposed method has a lower network bandwidth requirement than the server of a CS architecture and the server bandwidth bottleneck is removed. For another important issue about multiplayer games, this method always maintains state consistency among players correctly. The performance of this method is evaluated through extensive simulation experiments and analysis.

Interconnecting Methods of Web based IPTV Contents Provider to IMS and Its Characteristics (IMS 네트워크에 웹기반 IPTV 콘텐츠 사업자 접속 방식 및 특성)

  • Kim, Hyun-Ji;Han, Chi-Moon
    • Journal of the Institute of Electronics Engineers of Korea TC
    • /
    • v.47 no.6
    • /
    • pp.49-57
    • /
    • 2010
  • In the near future IPTV services will be emerged the various types through Internet, but IMS based IPTV service is one of the very attractive IPTV services. This paper describes the interconnecting architectures of Web based IPTV contents provider to IMS(IP Multimedia System) network and describes the three difference architectures as method to find its IP address. One is the architecture using DNS or HSS to find IP address of Web based IPTV contents provider and connecting gateway function to I-CSCF in IMS. The other is the architecture connecting gateway AS to ISC interface of S-CSCF in IMS. This paper describes the characteristics of traffic generating due to interconnect the Web contents provider, and the traffic model of each architectures. The proposed each architecture is emulated the session establishment delay characteristics in CoD service of IPTV by the simulation. This paper shows that the architecture connecting gateway AS to ISC interface of S-CSCF is the excellent method compare to other two methods in view of the session establishment delay.