• The Transactions of the Korean Institute of Power Electronics
• /
• v.16 no.3
• /
• pp.283-292
• /
• 2011

This paper proposed a new multi-level inverter topology based on a H-bridge with two switches and two diodes connected to the DC-link. The output voltage of the proposed topology is quite closer to a sinusoidal waveform compared with a typical single phase inverter. The proposed multi-level inverter is applicable to a power conditioning system for renewable energy sources, and it can be also used as a building block of a cascaded multi-level inverter for a high voltage application. In case of conventional H-bridge type or NPC type multi-level inverter, 8 controllable switches are used to obtain a 5 level output voltage, but the proposed multi-level inverter requires only 6 controllable switches. Thus the circuit configuration is quite simple, reliable and cost-effective implementation is possible. The efficiency can be improved owing to the reduction of the switching loss. A new PWM method based on POD modulation is suggested which requires only one carrier signal. The switching sequence to make the capacitor voltage balanced is also considered. The feasibility is studied through simulation and experiment.

• The Transactions of The Korean Institute of Electrical Engineers
• /
• v.58 no.12
• /
• pp.2359-2369
• /
• 2009

The study on the multi-level inverter has been increasingly progressing to reduce the switching loss and improve the THD of output current in photovoltaic inverter. Recently, the main topics of multi-level inverter are to reduce the number of devices maintaining the power quality. Therefore, the novel topology was proposed for these problem which is composed of the isolated H-bridge multi-level inverter using the three phase low frequency transformer. The proposed multi-level inverter may not be need for a independent DC power, diode and capacitor. Specially, It has a advantage in generating high voltage source. The proposed approach is verified through simulation and experiment.

• Proceedings of the KIPE Conference
• /
• 2005.07a
• /
• pp.659-662
• /
• 2005

In this paper, we proposed the novel hybrid multi-level inverter using combination of the output voltage of transformers to reduce the THD(Total Harmonic Distortion) and improve the waveform of output voltage. The proposed multi-level inverter used the output of transformer which is 1times, 2times, 4times of input of the transformers. So we increased the output voltage from the reduce the number of switching component and transformer. Also, we tested the proposed prototype 15-level inverter to clarify the proposed electric circuit and reasonableness of control signal for the proposed multi -level PWM inverter.

• Journal of the Semiconductor & Display Technology
• /
• v.13 no.4
• /
• pp.43-48
• /
• 2014

Two-level inverter has some disadvantages like high harmonics contained in the output current, efficiency limit and stress to switching device as IGBT and FET. Many researches have reported multi-level inverter to complement two-level inverter of problems. In this paper, we suggest MPPT algorithm of multi-string three-level solar inverter that considered nowadays. We added midpoint controller in order to implement the MPPT algorithm because the three-level inverter has to need midpoint controller and procured the stability of direct current link. We verify the superiority of multi-string T-Type inverter and the algorithm we suggested with solar irradiance variation experiment and MPPT efficiency measurement. The MPPT efficiency was confirmed with a high efficiency more than 99.97%.

• The Transactions of the Korean Institute of Electrical Engineers B
• /
• v.52 no.7
• /
• pp.352-360
• /
• 2003

This paper deals with a simple method in order to analyze and compare the harmonic characteristics in the multi-level inverter. Generally, the magnitude of harmonic components becomes different according to the multi-carrier Pulse Width Modulation(PWM) techniques, the modulation index($M_i$) and the switching frequency The previous papers analyzed the harmonic characteristics from the viewpoint of the space voltage vector. Hence, the calculation of the harmonic vector becomes more difficult and complex in 4-level or over 5-level. However, the proposed method has reduced an amount of calculation and simplified the process of it, using the relationship between the reference voltage and the output phase voltage to the load neutral point. It is applied to the 5-level cascade inverter and the harmonic characteristics for each multi-carrier PWM technique are compared through the simulation.

• Journal of the Korean Institute of Illuminating and Electrical Installation Engineers
• /
• v.19 no.4
• /
• pp.71-78
• /
• 2005

This paper proposes a novel multi-level energy recovery sustaining driver for AC PDP(Plasma Display Panel), which solves the problems of the conventional multi-level sustaining driver. While the conventional circuit improves the voltage md current stress of the switching elements in Weber circuit not only there are parasitic resonant currents between resonant inductors and parasitic capacitance and hard switching, but also the changing period between 0 and sustain voltage is too long. Comparing the proposed circuit with the conventional circuit, the number of components are reduced and the parasitic resonant currents in resonant inductors are eliminated Moreover the hard switching problem is solved by using CIM(Current Injection Method) and the operating frequency will be high as much as possible by removing Vs/2 sustain period. And the circuit operations of the proposed circuit are analyzed for each mode and the validity is verified by the simulations using PSpice program.

• The Transactions of the Korean Institute of Power Electronics
• /
• v.10 no.2
• /
• pp.194-202
• /
• 2005

This paper proposes a new multi-level energy recovery sustaining driver for AC PDP(Plasma Display Panel), which solves the problems and maintains the merits of the conventional multi-level sustaining driver. While the conventional circuit improves the hard switching in the Weber circuit, there exist parasitic resonant currents in resonant inductors and Vs/2 sustaining period. Comparing the proposed circuit with the conventional circuit, the number of inductors are reduced by half, the parasitic resonant currents in resonant inductors are eliminated, and the hard switching problem is solved by CIM(Current Injection Method). Moreover the voltages across series-connected switching elements in the full bridge circuit are distributed equally by adopting NPC(Neutral Point Clamping) techniques. And circuit operations of the proposed circuit are analyzed for each mode and the validity is verified by the simulations using PSpice program and experimentation with a prototype drive circuit.

• Proceedings of the KIPE Conference
• /
• 2006.06a
• /
• pp.75-77
• /
• 2006

본 논문에서는 PDP 구동 응용을 위한 간단한 구조의 Multi-level 유지 방전 회로를 제안한다. 제안된 회로는 기존의 Multi-level 유지 방전 회로에 비해 적은 수의 스위칭 소자로 구현할 수 있어 간단한 구조를 가진다. 또한, 기존의 Multi-level 회로와 동일한 수준의 소자 전압 및 전류 스트레스를 가지므로, 저가의 고성능의 저전압 소자를 사용할 수 있어 PDP 구동 회로의 원가 저감과 고효율 동작을 이룰 수 있을 것으로 예상한다. 제안된 회로의 동작 원리를 설명하고, 42" HD급 PDP에 실제 적용 실험을 하여 제안된 회로의 우수성을 보인다.

• Journal of Positioning, Navigation, and Timing
• /
• v.5 no.3
• /
• pp.119-129
• /
• 2016

This paper presents an integrated navigation system for accurate navigation solution-based safety and convenience services in the vehicular augmented reality (AR)-head up display (HUD) system. For lane-level guidance service, especially, an accurate navigation system is essential. To achieve this, an inertial navigation system (INS)/global positioning system (GPS)/vision/digital map (IGVM) integrated navigation system has been developing. In this paper, the concept of the integrated navigation system is introduced and is implemented based on a multi-model switching filter and vehicle status decided by using the GPS data and inertial measurement unit (IMU) measurements. The performance of the implemented navigation system is verified experimentally.

• The Transactions of the Korean Institute of Power Electronics
• /
• v.9 no.4
• /
• pp.334-340
• /
• 2004

In this paper, an efficient switching pattern to equalize the size of transformer is proposed for a multi-level inverter employing cascaded transformers. It is based on the prior selected harmonic elimination PWM(SHEPWM) method. Because the maximum magnetic flux imposed on each transformer becomes exactly equal each to each, all transformers can be designed with the same size regardless of their position. Therefore, identical full-bridge inverter units can be utilized, thus improving modularity and manufacturability. The fundamental idea of the proposed switching pattern is illustrated and then analyzed theoretically. The validity of the proposed switching strategy is verified by experimental results.