• 제목/요약/키워드: Model-based verification

Search Result 1,500, Processing Time 0.027 seconds

Chip Load Control Using A NC Verification Model Based on Z-Map (Z-map 기반 NC 검증모델을 이용한 칩부하 제어)

  • 백대균;고태조;김희술
    • Proceedings of the Korean Society of Precision Engineering Conference
    • /
    • 2000.11a
    • /
    • pp.801-805
    • /
    • 2000
  • This paper presents a new method of tool path optimization. A NC verification model based Z-map was utilized to obtain chip load in feed per tooth. This developed software can regenerate a NC program from cutting condition and the NC program that was generated in CAM. The regenerated NC program has not only all same data of the ex-NC program but also the new feed rates in every block. The new NC data can reduce the cutting time and manufacture precision dies with the same chip load in feed per tooth. This method can also prevent tool chipping and make constant tool wear. This paper considered the effects of acceleration and deceleration in feed rate change.

  • PDF

Speaker Verification with the Constraint of Limited Data

  • Kumari, Thyamagondlu Renukamurthy Jayanthi;Jayanna, Haradagere Siddaramaiah
    • Journal of Information Processing Systems
    • /
    • v.14 no.4
    • /
    • pp.807-823
    • /
    • 2018
  • Speaker verification system performance depends on the utterance of each speaker. To verify the speaker, important information has to be captured from the utterance. Nowadays under the constraints of limited data, speaker verification has become a challenging task. The testing and training data are in terms of few seconds in limited data. The feature vectors extracted from single frame size and rate (SFSR) analysis is not sufficient for training and testing speakers in speaker verification. This leads to poor speaker modeling during training and may not provide good decision during testing. The problem is to be resolved by increasing feature vectors of training and testing data to the same duration. For that we are using multiple frame size (MFS), multiple frame rate (MFR), and multiple frame size and rate (MFSR) analysis techniques for speaker verification under limited data condition. These analysis techniques relatively extract more feature vector during training and testing and develop improved modeling and testing for limited data. To demonstrate this we have used mel-frequency cepstral coefficients (MFCC) and linear prediction cepstral coefficients (LPCC) as feature. Gaussian mixture model (GMM) and GMM-universal background model (GMM-UBM) are used for modeling the speaker. The database used is NIST-2003. The experimental results indicate that, improved performance of MFS, MFR, and MFSR analysis radically better compared with SFSR analysis. The experimental results show that LPCC based MFSR analysis perform better compared to other analysis techniques and feature extraction techniques.

Open BIM-based Vertical Circulation Planning and Verifying Modules for Super-Tall Building at the Schematic Design Phase (계획설계 단계에서의 개방형 BIM 기반 초고층건축물 수직동선 계획 및 검증모듈 개발)

  • Kim, In-Han;Cho, Geun-Ha;Choi, Jung-Sik;Chun, Eui-Young
    • Korean Journal of Computational Design and Engineering
    • /
    • v.16 no.2
    • /
    • pp.156-164
    • /
    • 2011
  • The automation technology is able to enhance the business process more rapidly and effective. Open BIM technology which supports automation technology of building overcomes the limitations of two dimensions drawings system. The purpose of this study is on the development of open BIM based modules for creating and verifying the core model for super-tall building in the schematic design phase. The module is expected to create cases of core models automatically and it is expected to verify the requirement of building model. This module is anticipated to utilize for creating the core model rapidly in order to create the alternative plan and to make the model accurate by its verification.

Verification of Reduced Order Modeling based Uncertainty/Sensitivity Estimator (ROMUSE)

  • Khuwaileh, Bassam;Williams, Brian;Turinsky, Paul;Hartanto, Donny
    • Nuclear Engineering and Technology
    • /
    • v.51 no.4
    • /
    • pp.968-976
    • /
    • 2019
  • This paper presents a number of verification case studies for a recently developed sensitivity/uncertainty code package. The code package, ROMUSE (Reduced Order Modeling based Uncertainty/Sensitivity Estimator) is an effort to provide an analysis tool to be used in conjunction with reactor core simulators, in particular the Virtual Environment for Reactor Applications (VERA) core simulator. ROMUSE has been written in C++ and is currently capable of performing various types of parameter perturbations and associated sensitivity analysis, uncertainty quantification, surrogate model construction and subspace analysis. The current version 2.0 has the capability to interface with the Design Analysis Kit for Optimization and Terascale Applications (DAKOTA) code, which gives ROMUSE access to the various algorithms implemented within DAKOTA, most importantly model calibration. The verification study is performed via two basic problems and two reactor physics models. The first problem is used to verify the ROMUSE single physics gradient-based range finding algorithm capability using an abstract quadratic model. The second problem is the Brusselator problem, which is a coupled problem representative of multi-physics problems. This problem is used to test the capability of constructing surrogates via ROMUSE-DAKOTA. Finally, light water reactor pin cell and sodium-cooled fast reactor fuel assembly problems are simulated via SCALE 6.1 to test ROMUSE capability for uncertainty quantification and sensitivity analysis purposes.

Initial System for Automation of PDQ-based Shape Quality Verification of Naval Ship Product Model (제품데이터품질(PDQ) 평가에 따른 함정 제품모델의 형상 품질검증 자동화 초기 시스템)

  • Oh, Dae-Kyun;Hwang, In-Hyuck;Ryu, Cheol-Ho;Lee, Dong-Kun
    • Journal of the Korean Society of Marine Environment & Safety
    • /
    • v.20 no.1
    • /
    • pp.113-119
    • /
    • 2014
  • Recently, R.O.K. Navy is increasing re-usability of design data and application of M&S(Modeling and Simulation) through the establishment of collaborative product development environment focused on Naval Ship Product Model(NSPM). As a result, the reliability of the result of design is getting better, and furthermore, a study to improve quality of construction through simulation of production/operation is in progress. Accordingly, the database construction of design data and the DB(Database) quality become important, but there was not research related to those or it was just initial state. This paper conducted research about system of the quality verification process of shape elements which compose NSPM based on the quality verification guideline of NSPM as the result of the precedent study. The hull surface was limited as verification object. The study to verify two things that application of basic drawing by the cad model of hull surface, and whether there is error in the geometric quality of cad model was progressed. To achieve this goal, the verification criteria and algorithm were defined and the prototype system which is based on was developed.

A PCA-based MFDWC Feature Parameter for Speaker Verification System (화자 검증 시스템을 위한 PCA 기반 MFDWC 특징 파라미터)

  • Hahm Seong-Jun;Jung Ho-Youl;Chung Hyun-Yeol
    • The Journal of the Acoustical Society of Korea
    • /
    • v.25 no.1
    • /
    • pp.36-42
    • /
    • 2006
  • A Principal component analysis (PCA)-based Mel-Frequency Discrete Wavelet Coefficients (MFDWC) feature Parameters for speaker verification system is Presented in this Paper In this method, we used the 1st-eigenvector obtained from PCA to calculate the energy of each node of level that was approximated by. met-scale. This eigenvector satisfies the constraint of general weighting function that the squared sum of each component of weighting function is unity and is considered to represent speaker's characteristic closely because the 1st-eigenvector of each speaker is fairly different from the others. For verification. we used Universal Background Model (UBM) approach that compares claimed speaker s model with UBM on frame-level. We performed experiments to test the effectiveness of PCA-based parameter and found that our Proposed Parameters could obtain improved average Performance of $0.80\%$compared to MFCC. $5.14\%$ to LPCC and 6.69 to existing MFDWC.

On the Improving Integrity for Verification method of Train-Centric Train Control System Architecture using FMEA Safety Activity (FMEA 안전분석 기법을 활용한 차상중심 열차제어시스템의 아키텍처 무결성 향상을 위한 검증 방법론 구축에 관한 연구)

  • Kim, Joo-Uk;Oh, Seh Chan;Kim, Keum Bee;Sim, Sang-Hyun;Kim, Young-Min
    • Journal of the Korea Academia-Industrial cooperation Society
    • /
    • v.17 no.10
    • /
    • pp.68-78
    • /
    • 2016
  • Safety is the most important factor for train control systems. Model-based design and safety activities for way-side equipment in train control systems are important factors. Model-based architecture verification was carried out to develop an effective control system, which is represented by model-based failure mode and effects analysis (FMEA). An architecture verification method was created based on FMEA to take advantage of a design model and improve the train safety control system. Case studies were applied to architecture verification scenarios, and the results demonstrate the usability of the method. The improved method is expected to reduce the cost and time in the conceptual design for future development of model-based verification train control systems.

Script-based Test System for Rapid Verification of Atomic Models in Discrete Event System Specification Simulation

  • Nam, Su-Man
    • Journal of the Korea Society of Computer and Information
    • /
    • v.27 no.5
    • /
    • pp.101-107
    • /
    • 2022
  • Modeling and simulation is a technique used for operational verification, performance analysis, operational optimization, and prediction of target systems. Discrete Event System Specification (DEVS) of this representative technology defines models with a strict formalism and stratifies the structures between the models. When the atomic DEVS models operate with an intention different the target system, the simulation may lead to erroneous decision-making. However, most DEVS systems have the exclusion of the model test or provision of the manual test, so developers spend a lot of time verifying the atomic models. In this paper, we propose a script-based automated test system for accurate and fast validation of atomic models in Python-based DEVS. The proposed system uses both the existing method of manual testing and the new method of the script-based testing. As Experimental results in our system, the script-based test method was executed within 24 millisecond when the script was executed 10 times consecutively. Thus, the proposed system guarantees a fast verification time of the atomic models in our script-based test and improves the reusability of the test script.

Implementation of a Verification Environment using Layered Testbench (계층화된 테스트벤치를 이용한 검증 환경 구현)

  • Oh, Young-Jin;Song, Gi-Yong
    • Journal of the Institute of Convergence Signal Processing
    • /
    • v.12 no.2
    • /
    • pp.145-149
    • /
    • 2011
  • Recently, as the design of a system gets larger and more complex, functional verification method based on system-level becomes more important. The verification of a functional block mainly uses BFM(bus functional model). The larger the burden on functional verification is, the more the importance of configuring a proper verification environment increases rapidly. SystemVerilog unifies hardware design languages and verification languages in the form of extensions to the Veri log HDL. The processing of design description, function simulation and verification using same language has many advantages in system development. In this paper, we design DUT that is composed of AMBA bus and function blocks using SystemVerilog and verify the function of DUT in verification environment using layered testbench. Adaptive FIR filter and Booth's multiplier are chosen as function blocks. We confirm that verification environment can be reused through a minor adaptation of interface to verify functions of other DUT.

Development of Drying Shrinkage Model for HPC Based on Degree of Hydration by CEMHYD-3D Calculation Result (CEMHYD-3D로 예측된 수화도를 기초로 한 고성능 콘크리트의 건조수축 모델제안)

  • Kim Jae Ki;Seo Jong-Myeong;Yoon Young-Soo
    • Proceedings of the Korea Concrete Institute Conference
    • /
    • 2004.11a
    • /
    • pp.501-504
    • /
    • 2004
  • This paper proposes degree of hydration based shrinkage prediction model of 40MPa HPC. This model shows degree of hydration which is defined as the ratio between the hydrated cement mass and the initial mass of cement is very closely related to shrinkage deformation. In this study, degree of hydration was determined by CEMHYD-3D program of NIST. Verification of the predicted degree of hydration is performed by comparison between test results of compressive strength and estimated one by CEMHYD-3D. Proposed model is determined by statistical nonlinear analysis using the program Origin of Origin Lab. Co. To get coefficients of the model, drying shrinkage tests of four specimen series were followed with basic material tests. Testes were performed in constant temperature /humidity chamber, with difference moisture curing ages to know initial curing time effect. Verification with another specimen, collected construction field of FCM bridge, was given in the same condition as pre-tested specimens. Finally, all test results were compared to propose degree of hydration based model and other code models; AASHTO, ACI, CEB-FIP, JSCE, etc.

  • PDF