• The Transactions of the Korean Institute of Electrical Engineers
• /
• v.40 no.12
• /
• pp.1218-1229
• /
• 1991

The time optimal position control design can be repeatedly taken from the initial state of a dynamic system to a desired one as fast as possible in the industrial drives. In this case, an induction machine parameters will vary due to temperature, frequency, and saturation effects. In particular, the rotor resistance changes critically with temperature and frequency. These changes affect the command values of the stator current components and slip speed. There is a mismatch between the commanded variables and actual ones of the induction motor drive, and this situation leads to coupling of the vector controller from the plant, i.e. the induction motor . Consequences of such a coupling include the initiation of oscillations of the rotor flux and unsuitable switching of electromagnetic torque for the induction motor servo drive. Therefore, this paper describes a rotor resistance parameter compensating method for the induction motor, And the validity of the proposed design method is confirmed by simulation studies and experiment results.

• The Transactions of the Korean Institute of Electrical Engineers
• /
• v.45 no.1
• /
• pp.100-112
• /
• 1996

This paper presents a design experience of a control language for coordination of a multi-robot system. To effectively program job commands, a Petrinet-type Graphical Robot Language(PGRL) is proposed, where some functions, such as concurrency and synchronization, for coordination among tasks can be easily programmed.In our system, the proposed task commands of PGRL are implemented by employing formal model languages, which are composed of three modules, sensory, data handling, and action module. It is expected that by using our proposed PGRL and formal languages, one can easily describe a job or task, and hence can effectively operate a complex real-time and concurrent system. The control system is being implemented by using VME-based 32-bit microprocessor boards for supervisory, each module controller(arm, hand, leg, sensor data processing module) and a real time multi-tasking operating system(VxWorks). (author). 17 refs., 16 figs., 2 tabs.

• The Transactions of the Korea Information Processing Society
• /
• v.6 no.5
• /
• pp.1351-1361
• /
• 1999

The wide spread of multimedia system demands a large area viewing display device which can inform a message to many people in open area. This paper is about the design of a large area viewing LED panel control system. The control system runs on 16 bit microprocessor MC68EC000 and has following functions: 16 line clock and time, 2 channel priority interrupt, 2 channel direct memory access, 2 channel 12 bit clock and timer, 2 channel infrared remocon receiver, 2 channel RS-232C with 16 byte FIFO, IBM PC/AT compatible keyboard interface, ISA bus, battery backuped real time clock, battery backuped 256 byte SRAM and watch dog timer. The core circuits are implemented to ASIC, considering lower cost, higher reliability, higher performance, smaller dimension, and lower power consumption. This is verified by simulation and fabricated in 0.6 um CMOS SOG processes. The total gate count is 39,083 and the clock frequency is 48 MGz. The fabricated ASIC is mounted on test board.

• Proceedings of the KIEE Conference
• /
• 2003.07b
• /
• pp.1181-1183
• /
• 2003

Cold cathode fluorescent lamp(CCFL) are widely used to illuminate the liquid crystal display(LCD). Usually, CCFL dimming methods are used to lamp current regulation or average current adjust feeding the CCFL inverter. Switching frequency of inverter is higher than resonant frequency at stabile states. In this study, design of CCFL driving circuit by half-bridge type series and parallel resonant inverter that variable frequency modulation method to control the output power. This method has advantages such as low EMI and reduced harmonics. And it is easy to dimming control use microprocessor. The validity of this study is confirmed from the simulation and experimental results.

• Proceedings of the Korean Institute of IIIuminating and Electrical Installation Engineers Conference
• /
• 2003.11a
• /
• pp.251-257
• /
• 2003

In this paper, a new distributed intelligent control module based on LonWorks fieldbus for air handling unit(AHU) of heating, ventilating and air-conditioning(HVAC) is proposed to replace with a conventional direct digital control(DDC) with 32 bit microprocessor. The proposed control architecture has a excellent features such as highly compact and flexible function design, a low priced smart front-end and reliable performance with various functions. This also addresses issues in control network configuration, logical design of field devices by S/W tool, Internet networking and electronic element installation. Experimental results showing the system performance are also included in this paper.

• Proceedings of the KIEE Conference
• /
• 1993.07b
• /
• pp.761-763
• /
• 1993

Recently the wide use of the microprocessor requests the UPS systems to have various functions. This paper describes the action of peripheral anti internal controller, and the display for current conditions and self-diagnosis such as over load and system fault, and the control algorithm design of UPS system with 1-1.5KW ratings. IBM PC/AT is used as the control system and Turbo PASCAL Ver 5.5 as control language.

• IEMEK Journal of Embedded Systems and Applications
• /
• v.6 no.3
• /
• pp.124-131
• /
• 2011

There are many researches in unmanned vehicles such as UGV(Unmanned Ground Vehicle), AUV(Autonomous Underwater Vehicle). In these researches, differential wheeled mobile robots are mainly used to develop the experimental stage algorithm because of the simplicity of modeling and control. Usually a commercial product used in the study, but in order to operate a commercial product to the restrictions because there would need to use a fixed protocol. Using the microprocessor makes the internal sensors(encoder and INS) and external sensors(ultrasonic sensors, infrared sensors) operate and to determine commands for robot operation. This paper propose a mobile robot design for suitable purpose.

• Proceedings of the KIEE Conference
• /
• 1994.07a
• /
• pp.39-42
• /
• 1994

The application of speed or position control technique in AC drives demands accurate position and velocity feedback information. Generally, resolver and absolute encoders are used as a velocity or position sensor. But they increase cost and when the sampling frequency is faster than sensoer's output frequency we can't Set exact information. In order to solve this problem this thesis proposes a speed and a position observer design for Permanent-Magnet Synchronous Motors(PMSM) specialty in low speed drives. Most literatures on this topic design the observer based on the field_oriented d_q model. But in this thesis, a new approach to machine dynamics is proposed. Since it is difficult to design the observer using the nonlinear model, the machine model is here linearlized at the operating point. The observer designed is implemented by software using Intel's 8097 microprocessor and verifies the proper performance of observer by simulation and experiment.

• The KIPS Transactions:PartD
• /
• v.15D no.2
• /
• pp.213-222
• /
• 2008

The existing approaches for the music application have not considered a real-time multi-tasking model. So, it suffers from a high complexity and a low flexibility in design as well as lack of predictability for the timely execution of critical tasks. In this paper, we design a new concurrent tasking architecture for a real-time embedded music system and examine if all real-time tasks can finish execution within their respective time constraints. The design is implemented on the Linux based Xhyper272 Board that uses the Intel Bulverde microprocessor.

• The Journal of the Institute of Internet, Broadcasting and Communication
• /
• v.23 no.5
• /
• pp.115-121
• /
• 2023

RISC-V is an open-source instruction set architecture, and anyone can freely design and implement a RISC-V microprocessor. This paper designes and simulates the RISC-V architecture, synthesizing it in FPGA and verifying it using logic analyzer (ILA). RISC-V core is written in SystemVerilog, which has efficient design and high reusability, and can be used in various application fields. The RISC-V core is implemented as hardware by synthesizing it on the Ultra96-V2 FPGA board using Vivado, and the accuracy and operation of the design are verified through Integrated Logic Analyzer(ILA). As a result of the experiment, it is confirmed that the designed RISC-V core performs the expected operation, and these results can contribute to the design and verification of RISC-V based systems.