• 제목/요약/키워드: Microprocessor design

검색결과 412건 처리시간 0.22초

Optimal Fuzzy Sliding-Mode Control for Microcontroller-based Microfluidic Manipulation in Biochip System

  • Chung, Yung-Chiang;Wen, Bor-Jiunn
    • 제어로봇시스템학회:학술대회논문집
    • /
    • 제어로봇시스템학회 2004년도 ICCAS
    • /
    • pp.196-201
    • /
    • 2004
  • In biometric and biomedical applications, a special transporting mechanism must be designed for the ${\mu}$TAS (micro total analysis system) to move samples and reagents through the microchannels that connect the unit procedure components in the system. An important issue for this miniaturization and integration is microfluid management technique, i.e., microfluid transportation, metering, and mixing. In view of this, this study presents an optimal fuzzy sliding-mode control (OFSMC) design based on the 8051 microprocessor and implementation of a complete microfluidic manipulated system implementation of biochip system with a pneumatic pumping actuator, a feedback-signal photodiodes and flowmeter. The new microfluid management technique successfully improved the efficiency of molecular biology reaction by increasing the velocity of the target nucleic acid molecules, which increases the effective collision into the probe molecules as the target molecules flow back and forth. Therefore, this hybridization chip was able to increase hybridization signal 6-fold and reduce non-specific target-probe binding and background noises within 30 minutes, as compared to conventional hybridization methods, which may take from 4 hours to overnight. In addition, the new technique was also used in DNA extraction. When serum existed in the fluid, the extraction efficiency of immobilized beads with solution flowing back and forth was 88-fold higher than that of free-beads.

  • PDF

Development of FPGA-based Programmable Timing Controller

  • Cho, Soung-Moon;Jeon, Jae-Wook
    • 제어로봇시스템학회:학술대회논문집
    • /
    • 제어로봇시스템학회 2003년도 ICCAS
    • /
    • pp.1016-1021
    • /
    • 2003
  • The overall size of electronic product is becoming small according to development of technology. Accordingly it is difficult to inspect these small components by human eyes. So, an automation system for inspecting them has been used. The existing system put microprocessor or Programmable Logic Controller (PLC) use. The structure of microprocessor-based controller and PLC use basically composed of memory devices such as ROM, RAM and I/O ports. Accordingly, the system is not only becomes complicated and enlarged but also higher price. In this paper, we implement FPGA-based One-chip Programmable Timing Controller for Inspecting Small components to resolve above problems and design the high performance controller by using VHDL. With fast development, the FPGA of high capacity that can have memory and PLL have been introduced. By using the high-capacity FPGA, the peripherals of the existent controller, such as memory, I/O ports can be implemented in one FPGA. By doing this, because the complicated system can be simplified, the noise and power dissipation problems can be minimized and it can have the advantage in price. Since the proposed controller is organized to have internal register, counter, and software routines for generating timing signals, users do not have to problem the details about timing signals and need to only send some values about an inspection system through an RS232C port. By selecting theses values appropriate for a given inspection system, desired timing signals can be generated.

  • PDF

천장설치형 카메라 시스템을 사용한 장애물 회피용 이동 로봇의 경로설계법과 그 구현 (Path Design Method of Mobile Robot for Obstacle Avoidance Using Ceiling- mounted Camera System and Its Implementation)

  • 트란안킴;김광주;중탄람;김학경;김상봉
    • 한국정밀공학회지
    • /
    • 제21권8호
    • /
    • pp.73-82
    • /
    • 2004
  • In this paper, implementation of obstacle avoidance of a nonholonomic mobile robot in unstructured environment is introduced. To avoid obstacles, first, a reference collision-free path for the MR is generated off-line using HJB-based optimal path planning method. A controller is designed using integrator backstepping method for tracking the generated reference path. To implement the designed controller, a control system are needed and composed of camera system and PIC-based controller. The workspace is observed by a ceiling-mounted USB camera as part of an un-calibrated camera system. Thus the positional information of the MR is updated frequently and the MR can get the useful inputs for its tracking controller. The whole control system is realized by integrating a computer with PIC-based microprocessor using wireless communication: the image processing control module and path planning module serve as high level computer control while the device control serves as low level PIC microprocessor control. The simulation and experimental results show the effectiveness of the designed control system.

Computing and Reducing Transient Error Propagation in Registers

  • Yan, Jun;Zhang, Wei
    • Journal of Computing Science and Engineering
    • /
    • 제5권2호
    • /
    • pp.121-130
    • /
    • 2011
  • Recent research indicates that transient errors will increasingly become a critical concern in microprocessor design. As embedded processors are widely used in reliability-critical or noisy environments, it is necessary to develop cost-effective fault-tolerant techniques to protect processors against transient errors. The register file is one of the critical components that can significantly affect microprocessor system reliability, since registers are typically accessed very frequently, and transient errors in registers can be easily propagated to functional units or the memory system, leading to silent data error (SDC) or system crash. This paper focuses on investigating the impact of register file soft errors on system reliability and developing cost-effective techniques to improve the register file immunity to soft errors. This paper proposes the register vulnerability factor (RVF) concept to characterize the probability that register transient errors can escape the register file and thus potentially affect system reliability. We propose an approach to compute the RVF based on register access patterns. In this paper, we also propose two compiler-directed techniques and a hybrid approach to improve register file reliability cost-effectively by lowering the RVF value. Our experiments indicate that on average, RVF can be reduced to 9.1% and 9.5% by the hyperblock-based instruction re-scheduling and the reliability-oriented register assignment respectively, which can potentially lower the reliability cost significantly, without sacrificing the register value integrity.

VHDL을 이용한 확장 인터럽트 제어기의 설계 (Design of the Expanded Interrupt Controller using VHDL)

  • 박성수;박승엽
    • 한국정보통신학회논문지
    • /
    • 제7권3호
    • /
    • pp.558-567
    • /
    • 2003
  • 고성능 모터제어에 이용되는 대부분의 디지털 시그널 프로세서(DSP)에는 외부 인터럽트 입력 채널이 4개 정도 제공되고 있다. 그러나, 모터제어에서 이용될 수 있는 외부 인터럽트의 수는 이보다 훨씬 많은 수이다. 8259와 같은 상용화된 프로그램 가능한 인터럽트 제어기는 8채널의 입력을 기본으로 하고 있으며 보다 많은 인터럽트 입력을 이용하고자 할 경우 이를 종속 연결하여 채널을 확장시켜야 한다. 그리고 모터제어용 마이크로프로세서와의 인터페이스에 있어서 불편한 점이 있으므로 본 논문에서는 상용화된 인터럽트 제어기가 아닌 모터제어용 마이크로프로세서와의 인터페이스에 더욱 적합한 인터럽트 제어기의 구현과 기타의 주변장치들이 구현된 프로그램 가능한 디바이스의 소자 이용률을 높히기 위하여 모터제어에 필요한 수만큼 인터럽트 입력채널을 14채널로 확장한 인터럽트 제어기를 VHDL을 이용하여 설계하였다. 이를 위하여 간단한 인터럽트 제어기의 모델을 제안하였으며, 시뮬레이션을 통해 설계된 제어기의 유용성을 확인하였다.

PWM 구동방식을 적용한 전기 자전거용 DC 모터의 속도 제어에 관한 연구 (A Study on the DC Motor Speed Control for Electric Bicycle with One-chip Microprocessor PIC using PWM)

  • 김민;윤석암;최장균;임중열;윤형상;차인수
    • 전력전자학회:학술대회논문집
    • /
    • 전력전자학회 1999년도 전력전자학술대회 논문집
    • /
    • pp.143-146
    • /
    • 1999
  • A method to control the speed of DC motor with one-chip microprocessor PIC using PWM is discussed in this paper. This thesis deals with the DC motor speed control for electric bicycles which may be used as an alternative means of transformation in the future. We tried to design a stable system for controlling the speed of DC motor and materialized an electric bicycle loading this system. Now we are on the way to find out the problems this system has and work out the solutions.

  • PDF

마이크로프로세서를 이용한 병원용 환자 링거액 잔류유량 원격 실시간 검사 시스템 개발 (Development of a Remote Monitoring System of the Residual Amount of Ringer's Solution at Hospitals Using a Microprocessor)

  • 하관용;권종원;오드게렐;김희식
    • 대한전기학회:학술대회논문집
    • /
    • 대한전기학회 2005년도 학술대회 논문집 정보 및 제어부문
    • /
    • pp.279-282
    • /
    • 2005
  • A real-time measurement and control system was developed, This system is used for nurses at hospitals to check the residual quantity and changing time of Ringer's solution in nurses' room. Load Cell is utilized as a sensor to check the residual quantity of Ringer's solution, This Load Cell detects the physical changes of Ringer's solution and transfers electronic signal to the amplifier. Amplified analog signal is converted into digital signal by NO converter. Developed Embedded system, which computes these data with microprocess(8052) then makes it possible to monitor the residual quantity of Ringer's solution real-time on a server computer. A Checking system on Residual Quantity of Ringer's Solution Using Load cell cut costs using a simple design for a circuit

  • PDF

고성능 내장형 마이크로프로세서를 위한 분기예측기의 설계 및 성능평가 (Branch Predictor Design and Its Performance Evaluation for A High Performance Embedded Microprocessor)

  • 이상혁;김일관;최린
    • 대한전자공학회:학술대회논문집
    • /
    • 대한전자공학회 2002년도 하계종합학술대회 논문집(2)
    • /
    • pp.129-132
    • /
    • 2002
  • AE64000 is the 64-bit high-performance microprocessor that ADC Co. Ltd. is developing for an embedded environment. It has a 5-stage pipeline and uses Havard architecture with a separated instruction and data caches. It also provides SIMD-like DSP and FP operation by enabling the 8/16/32/64-bit MAC operation on 64-bit registers. AE64000 processor implements the EISC ISA and uses the instruction folding mechanism (Instruction Folding Unit) that effectively deals with LERI instruction in EISC ISA. But this unit makes branch prediction behavior difficult. In this paper, we designs a branch predictor optimized for AE64000 Pipeline and develops a AES4000 simulator that has cycle-level precision to validate the performance of the designed branch predictor. We makes TAC(Target address cache) and BPT(branch prediction table) seperated for effective branch prediction and uses the BPT(removed indexed) that has no address tags.

  • PDF

멀티 코어 프로세서의 온도관리를 위한 방안 연구 및 열-인식 태스크 스케줄링 (Thermal Management for Multi-core Processor and Prototyping Thermal-aware Task Scheduler)

  • 최정환
    • 한국정보과학회논문지:시스템및이론
    • /
    • 제35권7호
    • /
    • pp.354-360
    • /
    • 2008
  • 최신의 마이크로프로세서 설계에서는 전력 관련 문제들이 중요한 고려사항이 되었다. 온-칩(On-chip) 온도 상승은 이와 관련하여 중요한 요소로 부각되었다. 이를 적절하게 처리하지 않을 경우 냉각 비용과 칩 신뢰성에 부정적인 결과를 초래한다. 이 논문에서 우리는 시간적/공간적인 핫 스폿(Hot spot) 완화를 위한 설계들과 열 시간 상수, 작업부하 변동, 마이크로프로세서의 전력 분배 사이의 보편적인 상충관계(Trade off)들을 조사한다. 우리의 방안은 작업부하의 실행위치/순서를 변경하고 동시실행 스레드의 수를 조절하여 시스템의 공간 및 시간적인 열 틈새(Heat slack)에 영향을 줌으로써, 운영체계(OS)와 이미 시스템에 존재하는 하드웨어의 지원만으로 적절한 시간제한내에 작업부하를 조절함으로써 온-칩 온도를 낮출 수 있다.

신재생 에너지 시스템을 위한 축전지 충방전 컨트롤러 설계 -태양광 발전 축전지 충방전 컨트롤러를 중심으로- (Design of Battery Charge-Discharge Controller for Renewable Energy System -Focusing on Solar Battery Charge-Discharge Controller -)

  • 이재민
    • 한국산학기술학회논문지
    • /
    • 제8권6호
    • /
    • pp.1363-1368
    • /
    • 2007
  • 태양광 발전이나 풍력발전과 같은 신재생 에너지를 효과적으로 사용하기 위해서는 고성능 축전지 충 방전 컨트롤러가 필수적이다. 본 논문에서는 PIC 마이크로프로세서를 사용한 태양광 발전 축전지 충방전 컨트롤러를 설계, 제작하였다. 컨트롤러의 핵심이 되는 제어부는 정확하고 안정된 동작을 위해서 산업용 마이크로프로세서인 PIC16C711를 사용하였고 제어프로그램은 CCS-C 언어로 작성하였다. 사용자의 편리성을 향상시키기 위해 낮에도 축전지 전원을 사용할 수 있도록 설계하였으며, 전류 조정 기능으로 향후 신소재 개발에 따른 다양한 축전지에 대응할 수 있게 하였다.

  • PDF