• Proceedings of the Acoustical Society of Korea Conference
• /
• spring
• /
• pp.123-126
• /
• 2000

본 논문에서는 음성 신호 처리 IC를 제어하는 임베디드 시스템을 Micro-controller를 이용하여 설계하고 제어 프로그램을 구성/제작하여 기능을 분석한다. 선택한 음성처리용 IC 중에서 ISD2560은 내장된 EEPROM에, T6668은 외부에 D-RAM을 연결하여 음성 메시지를 저장하고 있다. PIC16F84는 음성데이터의 입출력과 저장과 재생, 초기화를 위한 회로의 동작과 순서 제어, 시작과 종료하는 메모리 번지의 생성과 같은 제어 프로그램을 수행한다.

• Proceedings of the IEEK Conference
• /
• 2000.06c
• /
• pp.121-124
• /
• 2000

Goal of this Paper is to design and develop core kernel components f3r single processor real-time system, which include real-time schedulers, synchronization mechanism, IPC, message passing, and clock & timer. The goal also contains the basic researches on dynamic load balancing and scheduling which provide mechanism for the distributed information processing and efficient resource sharing among various information appliances based on network.

• The Journal of Korea Institute of Information, Electronics, and Communication Technology
• /
• v.1 no.1
• /
• pp.79-84
• /
• 2008

Proposed EEFL inverter design method with Dimming control to use microprocessor. Reduce power loss using Energy Recovery method, and design inverter control program that use RS-232 communication. Also, low temperature driving time shortened 50% that use duty variable control.

• 제어로봇시스템학회:학술대회논문집
• /
• 1989.10a
• /
• pp.172-176
• /
• 1989

In this paper, a simple method for designing iterative learning control scheme is proposed. The proposed learning algorithm is designed based on series expansion of inverse plant model. The proposed scheme has simple structure and fast convergency so that it is suitable for implementing it on conventional micro processor based controllers. The effectiveness of the proposed algorithm is investigated through a series of computer simulations.

• Proceedings of the IEEK Conference
• /
• 2002.06b
• /
• pp.349-352
• /
• 2002

In this Paper, we introduced 32 bit SOC implementation for multi-application Smart Card and described the methodology for reducing power consumption. It consists of ARMTTDMI micro-processor, 192 KBytes EEPROM, 16 KB SRAM, crypto processors and card reader interface based on AMBA bus system. We used Synopsys Power Compiler to estimate and optimize power consumption. Experimental results show that we can reduce Power consumption up to 62 % without increasing the chip area.

• Proceedings of the Korean Society of Precision Engineering Conference
• /
• 2006.10a
• /
• pp.611-612
• /
• 2006

• Proceedings of the KIPE Conference
• /
• 1998.07a
• /
• pp.48-53
• /
• 1998

This paper describes on the development of Controller for the Utility Car using Microprocessor. The Utility Car is composed of Controller, separately exited DC motor, battery and potbox. It is easier to for a digitalized controller using microprocessor append new function than an analogized controller. The test driving of controller shows that the Utility Car travels 20 [km] per charge.

• Proceedings of the KIEE Conference
• /
• 2002.11c
• /
• pp.411-413
• /
• 2002

In this paper we researched about the ultrasonic cane which aids the blind to walk. We used ultrasonic in recognizing the object and implemented pulse counting method in measuring the distance. The distance measuring system consists of transmitter unit, receiver unit and micro-processor. We used broadband ultrasonic sensors in transmitter unit and receiver unit. The blind is able to recognize the distance between obstacles and himself as it used a vibration system.

• 제어로봇시스템학회:학술대회논문집
• /
• 2000.10a
• /
• pp.29-29
• /
• 2000

This paper describes the design and implementation of a high-speed navigation computer to achieve precision navigation performance with Strapdown INS. The navigation computer inputs are velocity and angular increment data from the ISA at the signal of the 2404Hz interrupt and performs the removal of gyro block motion and the compensation of high dynamic errors at the 200Hz. For high-speed and high-accuracy, the computer consists of the 68040 micro-processor, 128k Memories, FPGAs, and so on. We show that the computer satisfies the required performance by In-Run navigation tests.

• Proceedings of the KIEE Conference
• /
• 2007.07a
• /
• pp.495-496
• /
• 2007

An Over Current Relayng algorithm using 80c196kc micro processor was realized in this paper. This OCR Algorithm was verified with simulated fault signal. The fault signal was made by EMTP and realized by DOBLE to compare H/W test with S/W test. This simulations showed similar result between H/W and S/W test.