• Title/Summary/Keyword: Metal-induced crystallization

Search Result 56, Processing Time 0.028 seconds

Metal-induced Crystallization of Amorphous Ge on Glass Synthesized by Combination of PIII&D and HIPIMS Process

  • Jeon, Jun-Hong;Kim, Eun-Kyeom;Choi, Jin-Young;Park, Won-Woong;Moon, Sun-Woo;Lim, Sang-Ho;Han, Seung-Hee
    • Proceedings of the Korean Vacuum Society Conference
    • /
    • 2012.02a
    • /
    • pp.144-144
    • /
    • 2012
  • 최근 폴리머를 기판으로 하는 고속 Flexible TFT (Thin film transistor)나 고효율의 박막 태양전지(Thin film solar cell)를 실현시키기 위해 낮은 비저항(resistivity)을 가지며, 높은 홀 속도(carrier hall mobility)와 긴 이동거리를 가지는 다결정 반도체 박막(poly-crystalline semiconductor thin film)을 만들고자 하고 있다. 지금까지 다결정 박막 반도체를 만들기 위해서는 비교적 높은 온도에서 장시간의 열처리가 필요했으며, 이는 폴리머 기판의 문제점을 야기시킬 뿐 아니라 공정시간이 길다는 단점이 있었다. 이에 반도체 박막의 재결정화 온도를 낮추어 주는 metal (Al, Ni, Co, Cu, Ag, Pd, etc.)을 이용하여 결정화시키는 방법(MIC)이 많이 연구되어지고 있지만, 이 또한 재결정화가 이루어진 반도체 박막 안에 잔류 금속(residual metal)이 존재하게 되어 비저항을 높이고, 홀 속도와 이동거리를 감소시키는 단점이 있다. 이에 본 실험은, 종래의 MIC 결정화 방법에서 이용되어진 금속 증착막을 이용하는 대신, HIPIMS (High power impulse magnetron sputtering)와 PIII&D (Plasma immersion ion implantation and deposition) 공정을 복합시킨 방법으로 적은 양의 알루미늄을 이온주입함으로써 재결정화 온도를 낮추었을 뿐 아니라, 잔류하는 금속의 양도 매우 적은 다결정 반도체 박막을 만들 수 있었다. 분석 장비로는 박막의 결정화도를 측정하기 위해 GIXRD (Glazing incident x-ray diffraction analysis)와 Raman 분광분석법을 사용하였고, 잔류하는 금속의 양과 화학적 결합 상태를 알아보기 위해 XPS (X-ray photoelectron spectroscopy)를 통한 분석을 하였다. 또한, 표면 상태와 막의 성장 상태를 확인하기 위하여 HRTEM(High resolution transmission electron microscopy)를 통하여 관찰하였다.

  • PDF

Crystallization and Characterization of GeSn Deposited on Si with Ge Buffer Layer by Low-temperature Sputter Epitaxy

  • Lee, Jeongmin;Cho, Il Hwan;Seo, Dongsun;Cho, Seongjae;Park, Byung-Gook
    • JSTS:Journal of Semiconductor Technology and Science
    • /
    • v.16 no.6
    • /
    • pp.854-859
    • /
    • 2016
  • Recently, GeSn is drawing great deal of interests as one of the candidates for group-IV-driven optical interconnect for integration with the Si complementary metal-oxide-semiconductor (CMOS) owing to its pseudo-direct band structure and high electron and hole mobilities. However, the large lattice mismatch between GeSn and Si as well as the Sn segregation have been considered to be issues in preparing GeSn on Si. In this work, we deposit the GeSn films on Si by DC magnetron sputtering at a low temperature of $250^{\circ}C$ and characterize the thin films. To reduce the stresses by GeSn onto Si, Ge buffer deposited under different processing conditions were inserted between Si and GeSn. As the result, polycrystalline GeSn domains with Sn atomic fraction of 6.51% on Si were successfully obtained and it has been demonstrated that the Ge buffer layer deposited at a higher sputtering power can relax the stress induced by the large lattice mismatch between Si substrate and GeSn thin films.

The Effect of Carbon on the Hot Corrosion of lron by Sulfur Containing Environment. (철의 고온 황화부식에 미치는 탄소의 영향)

  • 최성필;강성군;백영남
    • Journal of the Korean institute of surface engineering
    • /
    • v.21 no.2
    • /
    • pp.53-67
    • /
    • 1988
  • The high temperature corrosion of Fe-C alloys were studied at I atm SO gas in the temperature range 500~80$0^{\circ}C$ by means of a thermogravimetric analysis. The Na2SO4 induced high tempwrature corrosion rate was also measured at atm O2 gas under above the temperature renge. The reaction products were identified with the aid of X-ray diffraction technique, and micostruction of the alloy/scale interface was observed with a optical microscope and SEM. The experimental results were disussed by the themodeynamic calcutions. Under above the experimental condition. the reaction rates decrbon with increasing carbon content. The transfer of Fe ion was limited by a residue of carbon precipitated at alloy scale interface due to the oxidation of Fe-C alloys at alloy surface. The effect of cold working on reaction rate was different between the Fe containing low carbon and Fe-C Alloy containing carbon above 0,73 wt%. In a cold worked iron containing low carbon content, the crystallization of metal surface leads to the poor adherence between the alloy and the cavity formed between the alloy and scale. The outward diffusion of ion through the scale is estimated to be hindered by the cavity formed between the scale, consequently decreasing reaction rate. In the case Fe-C containing carbon above 0.73 Wt% alloy, the reaction rate was little affected by cold working, because the effect of content on reaction rats is greater than the effect of cold working.

  • PDF

A Study on the Reason of the Changes of MILC Poly-Si TFT's Characteristics by Electrical Stress (전기적 스트레스에 의한 MILC poly-Si TFT 특성변화 원인에 관한 연구)

  • Kim, Gi-Bum;Kim, Tae-Kyung;Lee, Byung-Il;Joo, Seung-Ki
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.37 no.12
    • /
    • pp.29-34
    • /
    • 2000
  • The effects of electrical stress on MILC(Metal Induced Lateral Crystallization) poly-Si TFT were studied. After the electrical stress was applied on the TFT’s which were fabricated by MILC process, off-state(VG<0V) current was reduced by $10^2{\sim}10^4$ times. However, when the device on which electrical stress was applied was annealed in furnace, the off-state current increased as annealing temperature increased. From the dependence of off-state current on the post-annealing temperature, activation energy of the trap states in MILC poly-Si thin films was calculated to be 0.34eV.

  • PDF

Electrical characteristics of poly-Si NVM by using the MIC as the active layer

  • Cho, Jae-Hyun;Nguyen, Thanh Nga;Jung, Sung-Wook;Yi, Jun-Sin
    • Proceedings of the Korean Vacuum Society Conference
    • /
    • 2010.02a
    • /
    • pp.151-151
    • /
    • 2010
  • In this paper, the electrically properties of nonvolatile memory (NVM) using multi-stacks gate insulators of oxide-nitride-oxynitride (ONOn) and active layer of the low temperature polycrystalline silicon (LTPS) were investigated. From hydrogenated amorphous silicon (a-Si:H), the LTPS thin films with high crystalline fraction of 96% and low surface's roughness of 1.28 nm were fabricated by the metal induced crystallization (MIC) with annealing conditions of $650^{\circ}C$ for 5 hours on glass substrates. The LTPS thin film transistor (TFT) or the NVM obtains a field effect mobility of ($\mu_{FE}$) $10\;cm^2/V{\cdot}s$, threshold voltage ($V_{TH}$) of -3.5V. The results demonstrated that the NVM has a memory window of 1.6 V with a programming and erasing (P/E) voltage of -14 V and 14 V in 1 ms. Moreover, retention properties of the memory was determined exceed 80% after 10 years. Therefore, the LTPS fabricated by the MIC became a potential material for NVM application which employed for the system integration of the panel display.

  • PDF

New Approaches for Overcoming Current Issues of Plasma Sputtering Process During Organic-electronics Device Fabrication: Plasma Damage Free and Room Temperature Process for High Quality Metal Oxide Thin Film

  • Hong, Mun-Pyo
    • Proceedings of the Korean Vacuum Society Conference
    • /
    • 2012.02a
    • /
    • pp.100-101
    • /
    • 2012
  • The plasma damage free and room temperature processedthin film deposition technology is essential for realization of various next generation organic microelectronic devices such as flexible AMOLED display, flexible OLED lighting, and organic photovoltaic cells because characteristics of fragile organic materials in the plasma process and low glass transition temperatures (Tg) of polymer substrate. In case of directly deposition of metal oxide thin films (including transparent conductive oxide (TCO) and amorphous oxide semiconductor (AOS)) on the organic layers, plasma damages against to the organic materials is fatal. This damage is believed to be originated mainly from high energy energetic particles during the sputtering process such as negative oxygen ions, reflected neutrals by reflection of plasma background gas at the target surface, sputtered atoms, bulk plasma ions, and secondary electrons. To solve this problem, we developed the NBAS (Neutral Beam Assisted Sputtering) process as a plasma damage free and room temperature processed sputtering technology. As a result, electro-optical properties of NBAS processed ITO thin film showed resistivity of $4.0{\times}10^{-4}{\Omega}{\cdot}m$ and high transmittance (>90% at 550 nm) with nano- crystalline structure at room temperature process. Furthermore, in the experiment result of directly deposition of TCO top anode on the inverted structure OLED cell, it is verified that NBAS TCO deposition process does not damages to the underlying organic layers. In case of deposition of transparent conductive oxide (TCO) thin film on the plastic polymer substrate, the room temperature processed sputtering coating of high quality TCO thin film is required. During the sputtering process with higher density plasma, the energetic particles contribute self supplying of activation & crystallization energy without any additional heating and post-annealing and forminga high quality TCO thin film. However, negative oxygen ions which generated from sputteringtarget surface by electron attachment are accelerated to high energy by induced cathode self-bias. Thus the high energy negative oxygen ions can lead to critical physical bombardment damages to forming oxide thin film and this effect does not recover in room temperature process without post thermal annealing. To salve the inherent limitation of plasma sputtering, we have been developed the Magnetic Field Shielded Sputtering (MFSS) process as the high quality oxide thin film deposition process at room temperature. The MFSS process is effectively eliminate or suppress the negative oxygen ions bombardment damage by the plasma limiter which composed permanent magnet array. As a result, electro-optical properties of MFSS processed ITO thin film (resistivity $3.9{\times}10^{-4}{\Omega}{\cdot}cm$, transmittance 95% at 550 nm) have approachedthose of a high temperature DC magnetron sputtering (DMS) ITO thin film were. Also, AOS (a-IGZO) TFTs fabricated by MFSS process without higher temperature post annealing showed very comparable electrical performance with those by DMS process with $400^{\circ}C$ post annealing. They are important to note that the bombardment of a negative oxygen ion which is accelerated by dc self-bias during rf sputtering could degrade the electrical performance of ITO electrodes and a-IGZO TFTs. Finally, we found that reduction of damage from the high energy negative oxygen ions bombardment drives improvement of crystalline structure in the ITO thin film and suppression of the sub-gab states in a-IGZO semiconductor thin film. For realization of organic flexible electronic devices based on plastic substrates, gas barrier coatings are required to prevent the permeation of water and oxygen because organic materials are highly susceptible to water and oxygen. In particular, high efficiency flexible AMOLEDs needs an extremely low water vapor transition rate (WVTR) of $1{\times}10^{-6}gm^{-2}day^{-1}$. The key factor in high quality inorganic gas barrier formation for achieving the very low WVTR required (under ${\sim}10^{-6}gm^{-2}day^{-1}$) is the suppression of nano-sized defect sites and gas diffusion pathways among the grain boundaries. For formation of high quality single inorganic gas barrier layer, we developed high density nano-structured Al2O3 single gas barrier layer usinga NBAS process. The NBAS process can continuously change crystalline structures from an amorphous phase to a nano- crystalline phase with various grain sizes in a single inorganic thin film. As a result, the water vapor transmission rates (WVTR) of the NBAS processed $Al_2O_3$ gas barrier film have improved order of magnitude compared with that of conventional $Al_2O_3$ layers made by the RF magnetron sputteringprocess under the same sputtering conditions; the WVTR of the NBAS processed $Al_2O_3$ gas barrier film was about $5{\times}10^{-6}g/m^2/day$ by just single layer.

  • PDF