• 제목/요약/키워드: Metal buffer layer

검색결과 118건 처리시간 0.03초

GaN 완충층 두께가 GaN 에피층의 특성에 미치는 영향 (Effects of GaN Buffer Layer Thickness on Characteristics of GaN Epilayer)

  • 조용석;고의관;박용주;김은규;황성민;임시종;변동진
    • 한국재료학회지
    • /
    • 제11권7호
    • /
    • pp.575-579
    • /
    • 2001
  • Metal organic chemical vapor deposition (MOCVB)법을 사용하여 sapphire (0001) 기판 위에 GaN 환충층을 성장하고, 그 위에 GaN 에피층을 성장하였다. GaN 완충층은 55$0^{\circ}C$에서 약 26 nm에서 130 nm까지 각각 다른 두께로 성장하였고, GaN 에피층은 110$0^{\circ}C$에서 약 4 $\mu\textrm{m}$의 두께로 성장하였다. GaN 완충층 성장 후 atomic force microscopy (AFM)으로 표면 형상을 측정하였다. GaN 완충층의 두께가 두꺼워질수록 GaN 에피층의 표면이 매끈해지는 것을 scanning electron microscopy (SEM)으로 관찰하였다. 이것으로 GaN 에피층의 표면은 완충층의 두께와 표면 거칠기와 관계가 있다는 것을 알 수 있었다. GaN 에피층의 결정학적 특성을 double crystal X-ray diffraction (DCXRD)와 Raman spectroscopy로 측정하였다. 성장된 GaN 에퍼층의 광학적 특성을 photoluminescence (PL)로 조사한 결과 두께가 두꺼운 완충층 위에 성장된 에퍼층의 결정성이 더 좋은 반면, 내부 잔류응력은 증가하는 결과를 보였다. 이러한 사실들로부터 완충층의 두께가 두꺼워짐에 따라 내부 자유에너지가 감소하여 에피층 성장시 측면성장을 도와 표면이 매끈해지고, 결정성이 좋아졌다.

  • PDF

Properties of Dy-doped $La_2O_3$ buffer layer for Fe-FETs with Metal/Ferroelectric/Insulator/Si structure

  • Im, Jong-Hyun;Kim, Kwi-Jung;Jeong, Shin-Woo;Jung, Jong-Ill;Han, Hui-Seong;Jeon, Ho-Seung;Park, Byung-Eun
    • 한국전기전자재료학회:학술대회논문집
    • /
    • 한국전기전자재료학회 2009년도 하계학술대회 논문집
    • /
    • pp.140-140
    • /
    • 2009
  • The Metal-ferroelectric-semiconductor (MFS) structure has superior advantages such as high density integration and non-destructive read-out operation. However, to obtain the desired electrical characteristics of an MFS structure is difficult because of interfacial reactions between ferroelectric thin film and Si substrate. As an alternative solution, the MFS structure with buffer insulating layer, i.e. metal-ferroelectric-insulator-semiconductor (MFIS), has been proposed to improve the interfacial properties. Insulators investigated as a buffer insulator in a MFIS structure, include $Ta_2O_5$, $HfO_2$, and $ZrO_2$ which are mainly high-k dielectrics. In this study, we prepared the Dy-doped $La_2O_3$ solution buffer layer as an insulator. To form a Dy-doped $La_2O_3$ buffer layer, the solution was spin-coated on p-type Si(100) wafer. The coated Dy-doped $La_2O_3$ films were annealed at various temperatures by rapid thermal annealing (RTA). To evaluate electrical properties, Au electrodes were thermally evaporated onto the surface of the samples. Finally, we observed the surface morphology and crystallization quality of the Dy-doped $La_2O_3$ on Si using atomic force microscopy (AFM) and x-ray diffractometer (XRD), respectively. To evaluate electrical properties, the capacitance-voltage (C-V) and current density-voltage (J-V) characteristics of Au/Dy-doped La2O3/Si structure were measured.

  • PDF

CeO2Buffer Layer를 이용한 Pt/BLT/CeO2/Si 구조의 특성 (Characterization of Pt/BLT/CeO2/Si Structures using CeO2 Buffer Layer)

  • 이정미;김경태;김창일
    • 한국전기전자재료학회논문지
    • /
    • 제16권10호
    • /
    • pp.865-870
    • /
    • 2003
  • The MFIS (Metal-Ferroelectric-Insulator-Semiconductor) capacitors were fabricated using a metalorganic decomposition method. Thin layers of CeO$_2$ were deposited as a buffer layer on Si substrate and BLT thin films were used as a ferroelectric layer. The electrical and structural properties of the MFIS structure were investigated. X -ray diffraction was used to determine the phase of the BLT thin films and the quality of the CeO$_2$ layer. The morphology of films and the interface structures of the BLT and the CeO$_2$ layers were investigated by scanning electron microscopy. The width of the memory window in the C-V curves for the MFIS structure is 2.82 V. The experimental results show that the BLT-based MFIS structure is suitable for non-volatile memory FETs with large memory window.

초전도 선재용 완충층의 결정성장 연구 (Epitaxial growth of buffer layers for superconducting coated conductors)

  • 정국채;유재무;김영국
    • 한국초전도ㆍ저온공학회논문지
    • /
    • 제9권3호
    • /
    • pp.5-8
    • /
    • 2007
  • All three buffer layers of $Y_2O_3$, YSZ, and $CeO_2$ have been deposited on the biaxially textured metal substrates using rf-sputtering method, The first 50-70nm thick $Y_2O_3$ films were grown epitaxially on biaxially textured metal substrates as a seed layer and followed by the diffusion barrier ${\sim}100nm$ thick YSZ and subsequent capping layer ${\sim}200nm$ thick $CeO_2$ deposited epitaxially on top of $Y_2O_3$ seed layer. The epitaxial orientation of all three layers were all (100) grown with rocking curve Full Width at Half Maximum(FWHM) of $4-5^{\circ}$ and in plane phi-scan FWHM of $6-8^{\circ}$ using X -ray diffraction analysis. The NiO phases formed during the $Y_2O_3$ seed layer deposition seem to degrade the crystallinity and roughen the surface morphology of the following layer observed by AFM(Atomic Force Microscopy). The buffered tapes were used as substrates for long length YBCO coated conductors with high critical current density $J_c$. The five multi-turn of metal tapes was employed to increase the thickness of films and production rate to compensate the low growth rate of rf-sputtering method.

Study of Plasma Process Induced Damages on Metal Oxides as Buffer Layer for Inverted Top Emission Organic Light Emitting Diodes

  • Kim, Joo-Hyung;Lee, You-Jong;Jang, Jin-Nyoung;Song, Byoung-Chul;Hong, Mun-Pyo
    • 한국정보디스플레이학회:학술대회논문집
    • /
    • 한국정보디스플레이학회 2008년도 International Meeting on Information Display
    • /
    • pp.543-544
    • /
    • 2008
  • In the fabrication of inverted top emission organic light emitting diodes (ITOLEDs), the organic layers are damaged by high-energy plasma sputtering process for transparent top anode. In this study, the plasma process induced damages on metal oxide hole injection layers (HILs) including $WO_3$, $MoO_3$, and $V_2O_5$ as buffer layer are examined. With the result of IV characteristic of hole-only devices, we propose that $MoO_3$ and $V_2O_5$ are stable materials against plasma sputtering process.

  • PDF

전자 수송층을 삽입한 용액 공정형 산화물 트랜지스터의 특성 평가 (Characterization of Solution-Processed Oxide Transistor with Embedded Electron Transport Buffer Layer)

  • 김한상;김성진
    • 한국전기전자재료학회논문지
    • /
    • 제30권8호
    • /
    • pp.491-495
    • /
    • 2017
  • We investigated solution-processed indium-zinc oxide (IZO) thin-film transistors (TFTs) by inserting a 2-(4-biphenylyl)-5-(4-tert-butylphenyl)-1,3,4-oxadiazole (PBD) buffer layer. This buffer layer efficiently tuned the energy level between the semiconducting oxide channel and metal electrode by increasing charge extraction, thereby enhancing the overall device performance: the IZO TFT with embedded PBD layer (thickness: 5 nm; width: $2,000{\mu}m$; length: $200{\mu}m$) exhibited a field-effect mobility of $1.31cm^2V^{-1}s^{-1}$, threshold voltage of 0.12 V, subthreshold swing of $0.87V\;decade^{-1}$, and on/off current ratio of $9.28{\times}10^5$.

패턴화된 사파이어 기판 위에 증착된 AlN 버퍼층 박막의 에피층 구조의 광학적 특성에 대한 영향 (Effects of AlN buffer layer on optical properties of epitaxial layer structure deposited on patterned sapphire substrate)

  • 박경욱;윤영훈
    • 한국결정성장학회지
    • /
    • 제30권1호
    • /
    • pp.1-6
    • /
    • 2020
  • 본 연구에서는 패턴화된 사파이어 기판 위에 HVPE(Hydride Vapor Phase Epitaxy System) 법에 의해 50 nm 두께의 AlN thin film을 증착한 뒤, 에피층 구조가 MO CVD에서 성장되었다. AlN 버퍼층 박막의 표면형상이 SEM, AFM에 의해서, 에피층 구조의 GaN 박막의 결정성은 X-선 rocking curve에 의해 분석되었다. 패턴화된 사파이어 기판 위에 증착된 GaN 박막은, 사파이어 기판 위에 증착된 GaN 박막의 경우보다 XRD 피크 세기가 다소 높은 결과를 나타냈다. AFM 표면 형상에서 사파이어 기판 위에 AlN 박막이 증착된 경우, GaN 에피층 박막의 p-side 쪽의 v-pit 밀도가 상대적으로 낮았으며, 결함밀도가 낮게 관찰되었다. 또한, AlN 버퍼층이 증착된 에피층 구조는 AlN 박막이 없는 에피층의 광출력에 비해 높은 값을 나타냈다.

ONO 버퍼층을 이용한 Metal/Ferroelectrics/Insulator/Semiconductor 구조의 제작 및 특성 (Fabrication and Properties of Metal/Ferroelectrics/Insulator/Semiconductor Structures with ONO buffer layer)

  • 이남열;윤성민;유인규;류상욱;조성목;신웅철;최규정;유병곤;구진근
    • 한국전기전자재료학회:학술대회논문집
    • /
    • 한국전기전자재료학회 2002년도 하계학술대회 논문집
    • /
    • pp.305-309
    • /
    • 2002
  • We have successfully fabricated a Metal-Ferroelectric-Insulator-Semiconductor (MFIS) structure using Bi$\sub$4-x/La$\sub$x/Ti$_3$O$\sub$12/ (BLT) ferroelectric thin film and SiO$_2$/Nitride/SiO$_2$ (ONO) stacked buffer layers for single transistor type ferroelectric nonvolatile memory applications. BLT films were deposited on 15 nm-thick ONO buffer layer by sol-gel spin-coating. The dielectric constant and the leakage current density of prepared ONO film were measured to be 5.6 and 1.0 x 10$\^$-8/ A/$\textrm{cm}^2$ at 2MV/cm, respectively, It was interesting to note that the crystallographic orientations of BLT thin films were strongly effected by pre-bake temperatures. X-ray diffraction patterns showed that (117) crystallites were mainly detected in the BLT film if pre-baked below 400$^{\circ}C$. Whereas, for the films pre-baked above 500$^{\circ}C$, the crystallites with preferred c-axis orientation were mainly detected. From the C-V measurement of the MFIS capacitor with c-axis oriented BLT films, the memory window of 0.6 V was obtained at a voltage sweep of ${\pm}$8 V, which evidently reflects the ferroelectric memory effect of a BLT/ONO/Si structure.

  • PDF

YBCO coated conductor with a single buffer layer of Yttrium Oxide

  • Park, Chan;Dongqi Shi;Kyujeong Song;Rokkil Ko;Park, Soojeong;Yoo, Sang-Im
    • 한국초전도ㆍ저온공학회논문지
    • /
    • 제5권3호
    • /
    • pp.20-22
    • /
    • 2003
  • Y$_2$O$_3$ films were pulsed laser deposited on cube textured Ni and Ni-W substrates to be used as a single buffer layer of YBCO coated conductor. Initial deposition of $Y_2$O$_3$ films was performed in a reducing atmosphere, and subsequent deposition was done in the base pressure of the chamber and oxygen atmosphere. The $Y_2$O$_3$ films have a strong cube texture (The full width at half maximum of the ø-scan of $Y_2$O$_3$ was 8.4 which was the same as that of metal substrate) and smooth crack-free microstructure. The biaxially textured YBCO films (The full width at half maximum of the ø-scan was 10.2) pulsed laser deposited on the $Y_2$O$_3$/metal exhibited Tc(R=0) of 86.5K and Jc of 0.7 MA/cm2 at 77K in self field, representing that the $Y_2$O$_3$ single buffer layer is an efficient diffusion barrier of Ni and thus very promising for the achievement of high-Jc YBCO coated conductor.