• Journal of the Korean Ceramic Society
• /
• v.41 no.4
• /
• pp.273-276
• /
• 2004

Report ferroelectric memories based on 0.35$\mu\textrm{m}$ CMOS technology ensuring ten-year retention and imprint at 175$^{\circ}C$. This excellent reliability resulted from newly developed BT-based ferroelectric films with superior reliability performance at high temperatures, and also resulted from robust integration schemes free from ferroelectric degradation due to process impurities such as moisture and hydrogen. The superior reliabilities at high temperature of ferroelectric memories using BT-based films are due to the random orientation by special bake treatments.

• Electrical & Electronic Materials
• /
• v.7 no.2
• /
• pp.123-129
• /
• 1994

SONOS EEPROM chips, containing several SONOSFET nonvolatile memories of various channel size, have been fabricated on the basis of the existing n-well CMOS processing technology for 1 Mbit DRAM ($1.2\mu\textrm{m}$.m design rule). All the SONOSFET memories have the triple insulated-gate consisting of 30.angs. tunneling oxide, 205.angs. nitride and 65.angs. blocking oxide. The miniaturization of the devices for the higher density EEPROM and their characteristics alterations accompanied with the scaling-down have been investigated. The stabler operating characteristics were attained by increasing the ratio of the channel width to length. Also, the transfer, switching, retention and degradation characteristics of the most favorable performance devices were presented and discussed.

• Proceedings of the IEEK Conference
• /
• 2000.11b
• /
• pp.59-62
• /
• 2000

As the density of memories increases, unwanted interference between cells and coupling noise between bit-lines are increased and testing high density memories for a high degree of fault coverage can require either a relatively large number of test vectors or a significant amount of additional test circuitry. From now on, conventional test algorithms have focused on faults between neighborhood cells, not neighborhood bit-lines. In this paper, a new algorithm for NPSFs, and neighborhood bit-line sensitive faults (NBLSFs) based on the NPSFs are proposed. Instead of the conventional five-cell and nine-cell physical neighborhood layouts to test memory cells, a three-cell layout which is minimum size for NBLSFs detection is used. To consider faults by maximum coupling noise by neighborhood bit-lines, we added refresh operation after write operation in the test procedure(i.e., write \longrightarrow refresh \longrightarrow read). Also, we present properties of the algorithm, such as its capability to detect stuck-at faults, transition faults, conventional pattern sensitive faults, and neighborhood bit-line sensitive faults.

• Korean Journal of Biological Psychiatry
• /
• v.18 no.2
• /
• pp.80-89
• /
• 2011

Pavlovian fear conditioning has been extensively studied for the understanding of neurobiological basis of memory and emotion. Pavlovian fear conditioning is an associative memory which forms when conditioned stimulus (CS) is paired with unconditioned stimulus (US) once or repeatedly. This behavioral model is also important for the understanding of anxiety disorders such as posttraumatic stress disorder. Here we describe the neural circuitry involved in fear conditioning and the molecular mechanisms underlying fear memory formation. During consolidation some memories fade out but other memories become stable and concrete. Emotion plays an important role in determining which memories will survive. Memory becomes unstable and editable again immediately after retrieval. It opens the possibility for us of modulating the established fear memory. It provides us with very efficient tools to improve the efficacy of cognitive-behavior therapy and other exposure-based therapy treating anxiety disorders.

• IEMEK Journal of Embedded Systems and Applications
• /
• v.10 no.6
• /
• pp.391-397
• /
• 2015

Nonvolatile memories in memory hierarchy have been investigated to reduce its energy consumption because nonvolatile memories consume zero leakage power in memory cells. One of the difficulties is, however, that the endurance of most nonvolatile memory technologies is much shorter than the conventional SRAM and DRAM technology. This has limited its usage to only the low levels of a memory hierarchy, e.g., disks, that is far from the CPU. In this paper, we study the use of a new type of nonvolatile memories - the Phase Change Memory (PCM) with a DRAM buffer system as the main memory. Our design reduced the total energy of a DRAM main memory of the same capacity by 80%. These results indicate that it is feasible to use PCM technology in place of DRAM in the main memory for better energy efficiency.

• Proceedings of the Korean Institute of Intelligent Systems Conference
• /
• 1996.10a
• /
• pp.267-270
• /
• 1996

In this paper, we present a new design method to implement autoassociative memories based on BSB neural networks. With a concrete mathematical model proposed after analyzing some new qualitative properties of autoassociative memories, we reinterpret design of autoassociative memories as a constrained optimization problem and use an evolution program as an optimal search tool to solve this. The proposed method satisfies many of the criteria used to evaluate the effectivencess of a given associative memory and has improvements with respect to correctness and performance. Comparing simulation results with other methods, we demonstrate the effectiveness of the proposed method.

• Journal of Hospice and Palliative Care
• /
• v.24 no.2
• /
• pp.69-73
• /
• 2021

Dealing with existential concerns experienced by patients is an important part of palliative care. Interventions that use the life review method to encourage patients to reminisce about their lives can help them find new positive meanings, promote ego integrity, and reduce emotional suffering. Not everyone has positive memories when they look back on the past, however. This poses a limit on the effectiveness of the life review method for healthcare providers working in palliative care contexts. In this study, we discuss the limits of life review and suggest imagery rescripting as a new modality constituting a psychotherapeutic approach to deal with negative memories safely and effectively.

• Korean journal of communication and information
• /
• v.60
• /
• pp.104-124
• /
• 2012

The purpose of this study is to explore how North Korean woman defectors' memories of their past lives are represented in Korean television talk show, (Channel A, 2011~) and its social implications. In order to carry out this task, this study first discusses the emergence of the concept of 'memory' in its relations with 'collective memory', 'cultural memory' and 'history', and its social appropriation in media such as television. And, the ideological aspects of the recent trend of television talk show that deals with people's private memories were also discussed. The study used the method of structural narrative analysis. The findings are the following. First of all, North Korean woman defectors' memories in collide with the dominant public memories in South Korea. In any case, it has been found that the show tended to make North Korea and their defectors as exotic 'others' and thereby reinforce the existing public memory. After all, this study argues that the representation of the defectors' memories in the talk show only results in stressing the melodramatic narrative emotionally packaged with 'laughing' and 'crying' without any sincere consideration of them.

• Cartoon and Animation Studies
• /
• s.45
• /
• pp.479-512
• /
• 2016

This is a practice-based research, aiming to explore the experiments of Animated Documentary, which is a unique form can explore the mysteries and complexity of memories. Animated Documentary is a medium through which one can reveal an individual's memories within the context of a narrative that is historically situated and influenced. The marriage of animation and documentary gave birth to a new form of film. How to category this new form? Is it an animated short or documentary short? In fact, this raises issue that questioning the nature of animation and documentary. From Shuibo Wang's works, more young Chinese artists began to experiment with symbols (related to the Political Pop Trend) in visual narration, which could also be seen as a reflection of structuralism and semiology in the contemporary Chinese art field. As a case study, this paper demonstrates how animated short "Ketchup" revealed the problems of youth and social turmoil through the memories of a six-year boy. On the Festivals and conferences, the publics were shocked to know "Ketchup" based on true memories, and they were more curious why the crucial things almost be forgotten. Actually forget fulness is one of the layers of memories and Animated Documentary will offer a new way to explore how our memories are shaped.

• Journal of the Institute of Electronics Engineers of Korea SP
• /
• v.44 no.5
• /
• pp.103-111
• /
• 2007

In this paper, we propose a VLSI architecture of hardware optimized high quality image signal processor for a Single-chip CMOS Image Sensor(CIS). The Single-chip CIS is usually used for mobile applications, so it has to be implemented as small as possible while maintaining the image quality. Several image processing algorithms are used in ISP to improve captured image quality. Among the several image processing blocks, demosaicing and image filter are the core blocks in ISP. These blocks need line memories, but the number of line memories is limited in a low cost Single-chip CIS. In our design, high quality edge-adaptive and cross channel correlation considered demosaicing algorithm is adopted. To minimize the number of required line memories for image filter, we share the line memories using the characteristics of demosaicing algorithm which consider the cross correlation. Based on the proposed method, we can achieve both high quality and low hardware complexity with a small number of line memories. The proposed method was implemented and verified successfully using verilog HDL and FPGA. It was synthesized to gate-level circuits using 0.25um CMOS standard cell library. The total logic gate count is 37K, and seven and half line memories are used.