• 한국통신학회논문지
• /
• 제28권2A호
• /
• pp.96-101
• /
• 2003

본 연구는wideband code division multiple access (WCDMA) 단말기 복조기의 주요 구성 요소인 time tracker의 구현과 설계 parameter 설정에 관한 것이다. Time tracker는 2차 feedback loop로 구성되었고 모의실험을 통하여time error detector (TED)의 이득을 기지국이 송출하는 전체 전력에서 CPICH 전력이 차지하는 비의 함수로 도출하였다. Loop filter, numerically controlled oscillator (NCO) 설계를 포함한 time tracker의 전달함수를 구하였다. 모의실험을 통하여 기지국과 단말 사이의 clock time offset, loop bandwidth를 매개변수로 하여 DPCH 전력에 따른 bit error rate (BER)를 구하였고 이를 근거로 통신 환경에 따라 설정해 주어야 할 적합한 이득 값을 제시하였다.

• 제어로봇시스템학회:학술대회논문집
• /
• 제어로봇시스템학회 1996년도 한국자동제어학술회의논문집(국내학술편); 포항공과대학교, 포항; 24-26 Oct. 1996
• /
• pp.1201-1204
• /
• 1996

The previous results on LTR methods for time delay systems need the solution of the operator-type Riccati equation. In addition, it can be difficult to make the target loop shape representing the design specification. This paper proposes a new LTR method for input-delayed systems using well-established LTR method for non-delay systems. For doing this, a time delay margin is derived and the time delay of the input-delayed systems is assumed less than equal to the time delay margin. A simple example is presented for illustrations.

• Nuclear Engineering and Technology
• /
• 제30권6호
• /
• pp.531-540
• /
• 1998

The DYLAM-3 code which overcomes the limitation of event tree/fault tree was applied to LOOP (Loss of Off-site Power) in the mid-loop operation employing HEPs (Human Error Probabilities) supplied by the ASEP (Accident Sequence Evaluation Program) and the SEPLOT (Systematic Evaluation Procedure for Low power/shutdown Operation Task) procedure in this study. Thus the time history of core uncovery frequency during the mid-loop operation was obtained. The sensitivity calculations in the operator's actions to prevent core uncovery under LOOP in the mid-loop operation were carried out. The analysis using the time dependent HEP was performed on the primary feed & bleed which has the most significant effect on core uncovery frequency. As the result, the increment of frequency is shown after 200 minutes duration of simulation conditions. This signifies the possibility of increment in risk after 200 minutes. The primary feed & bleed showed the greatest impact on core uncovery frequency and the recovery of the SCS (Shutdown Cooling System) showed the least impact. Therefore the efforts should be taken on the primary feed & bleed to reduce the core uncovery frequency in the mid-loop operation. And the capability of DYLAM-3 in applying to the time dependent concerns could be demonstrated.

• 전자공학회논문지B
• /
• 제33B권4호
• /
• pp.148-155
• /
• 1996

A loop structure optimization algorithm is proposed for generting a set of efficient codes for loop structure in order to optimize RISC compiler codes. Since there are so many loop structure in the program, most of the execution time is used to process looping codes. Thus, reduction of loop instructions is more effective than optimizing codes outside the loop. The proposed algorithm presents a method to combine several different loops into a simple loop. Therefore, rather than executing each loop independently, loops in the program are serached, analyzed, and finally created some relative informtion such as dependency and range. In doing so, the loops in the program can efficiently be recombined and restructured. As a result, the overall execution time for the program of the sequential programming language is reduced.

• Nuclear Engineering and Technology
• /
• 제15권3호
• /
• pp.188-196
• /
• 1983

펌프의 coastdown이나 회로의 고장 또는 자연 순환같은 회로 내의 과도 현상을 모사하기 위해 간단한 fast-running computer code가 개발되었다. 본 논문에서는 특히 다회로의 자연순환계에 관한 수치 해석적 연구에 중점을 두었으며, 이를 위해 5개의 지배 방정식이 유도되고, space-time 적분 방법에 의해 discretization되었다. 개발된 전산 프로그램은 몇가지 예제에 적용되었는데, 이는 2-회로 유동에서 1-회로 유동으로의 과도 현상, 1-회로 유동에서 2-회로 유동으로의 과도 현상, 그리고 2-회로의 열교환기가 작동할 때 decay power에서의 과도 현상 등이다.

• 대한전기학회:학술대회논문집
• /
• 대한전기학회 1987년도 전기.전자공학 학술대회 논문집(I)
• /
• pp.786-790
• /
• 1987

An optimization problem minimizing n given time-weighted performance index for discrete-time linear multi-input systems is investigated for the prespecified closed-loop eigenvalues. Necessary conditions for an optimality of the controller that satisfies the specified closed-loop eigenvalues are derived. A computational algorithm solving the optimal constant feedback gain is presented and a numerical example is given to show the effect of a time-weighted performance index on the transient responses.

• Journal of Power Electronics
• /
• 제11권2호
• /
• pp.156-162
• /
• 2011

The control loop time delay caused by sampling, the zero-order-holder effect and calculations is inevitable in the digital control of dc-dc switching converters. The time delay will limit the bandwidth of the control loop and therefore degrade the transient performance of digital systems. In this paper, the quantization time delay effects with different time delay values based on a generic second-order system are analyzed. The conclusion that the bandwidth of digital control is reduced by about 20% with a one cycle delay and by 50% with two cycles of delay in comparison with no time delay is obtained. To compensate the time delay and to increase the control loop bandwidth, a duty ratio predictive control scheme based on linear extrapolation is proposed. The compensation effect and a comparison of the load variation transient response characteristics with analogy control, conventional digital control and duty ratio predictive control with different time delay values are performed on a point-of-load Buck converter by simulations and experiments. It is shown that, using the proposed technique, the control loop bandwidth can be increased by 50% for a one cycle delay and 48.2% for two cycles of delay when compared to conventional digital control. Simulations and experimental results prove the validity of the conclusion of the quantization effects of the time delay and the proposed control scheme.

• Journal of information and communication convergence engineering
• /
• 제3권1호
• /
• pp.18-22
• /
• 2005

This paper presents the analog adaptive phase-locked loop (PLL) architecture with a new adaptive bandwidth controller to reduce locking time and minimize jitter in PLL output for wireless communication. It adaptively controls the loop bandwidth according to the locking status. When the phase error is large, the PLL increases the loop bandwidth and reduces locking time. When the phase error is small, the PLL decreases the loop bandwidth and minimizes output jitters. The adaptive bandwidth control is implemented by controlling charge pump current depending on the locking status. A 1.28-GHz CMOS phase-locked loop with adaptive bandwidth control is designed with 0.35 $mu$m CMOS technology. It is simulated by HSPICE and achieves the primary reference sidebands at the output of the VCO are approximately -80dBc.

• Journal of Power Electronics
• /
• 제11권2호
• /
• pp.113-119
• /
• 2011

This paper presents a DSP based direct digital control design and implementation for a high power boost converter. A single loop and dual loop voltage control are digitally implemented and compared. The real time workshop (RTW) is used for automatic real-time code generation. Experimental results of a 20 kW boost converter based on the TMS320F2808 DSP during reference voltage changes, input voltage changes, and load disturbances are presented. The results show that the dual loop control achieves better steady state and transient performance than the single loop control. In addition, the experimental results validate the effectiveness of using the RTW for automatic code generation to speed up the system implementation.

• Nuclear Engineering and Technology
• /
• 제53권2호
• /
• pp.688-694
• /
• 2021

The aim of this work is the analysis, design and hardware implementation of the fractional-order point kinetics (FNPK) model along with its closed-loop controller. The stability and closed-loop control of FNPK models are critical issues. The closed-loop stability of the controller-plant structure is established. Further, the designed PI/PD controllers are implemented in real-time on a DSP processor. The simulation and real-time hardware studies confirm that the designed PI/PD controllers result in a damped stable closed-loop response.