• Title/Summary/Keyword: Logical Level Technique

Search Result 28, Processing Time 0.026 seconds

Logical Reasoning and Emotional Response System using Structured Association Technique

  • Uozumi, Takashi;Kudo, Yasuo;Oobayashi, Yoshihide;Munakata, Tsunetsugu
    • Proceedings of the Korean Society for Emotion and Sensibility Conference
    • /
    • 2002.05a
    • /
    • pp.30-33
    • /
    • 2002
  • There are several methods to implement the logical machine reasoning such as a frame theory and a production system of artificial intelligence. And these algorithms can explain the obtained result through the inference processes. However, emotional (KANSEI) patterns are not so easily implement. One of reason is that some emotional expression is the result of process from unconscious level to conscious level, and not easily identified the original unconscious causes. Therefore, a function of KANSEI database needs to structuralize unconscious level. Our approach is to develop the computerized counseling support system which can structuralize the unconscious brain functions from the view point of the psychology with focusing physiological and emotional responses. Especially, development of the algorithm that can form the network from unconscious to conscious using the image recollection is the application of the structured association technique (SAT). The developed system was implemented on the Web using CGI and emotional network database.

  • PDF

Development of detection algorithm of the defected in the surface for ITO coated glass using image processing technique (영상처리기법을 이용한 유기 EL용 ITO 코팅 유리의 표면결함 검출 알고리즘 개발)

  • Kim, Myun-Hee;Park, Se-Hong;Lee, Sang-Ryong;Kim, Gwan-Soo
    • Proceedings of the KSME Conference
    • /
    • 2003.04a
    • /
    • pp.1173-1178
    • /
    • 2003
  • Recently, Organic EL(Electro Luminescence) is interested in Flat Panel Display(FPD) department of new generation. This paper describes a image processing algorithm for the scratch detecting for ITO coated glass. We use the logical level thresholding method for binarization of gray-scaled glass image. This method is useful to the algorithm for detecting scratch of ITO coated glass automatically without need of any prior information of manual fine tuning of parameters.

  • PDF

Deveopement of Scratch Detection Algorithm for ITO coated Glass using Image Processing Technique (화상처리를 이용한 ITO 코팅 유리의 결함검출기법 개발)

  • 김면희;배준영;이태영;안경철;이상룡
    • Proceedings of the Korean Society of Precision Engineering Conference
    • /
    • 2003.06a
    • /
    • pp.1275-1278
    • /
    • 2003
  • This research describes a image-processing technique for the scratch detecting algorithm for ITO coated glass. The light emitter efficiency of Organic EL has a failing-off in quality due to many causes. One of the many causes was the defects of the surface in ITO coated glass. We use the logical level thresholding method for binarization of gray-scaled glass image. This method is useful to the algorithm for detecting scratch of ITO coated glass automatically without need of any prior information of manual fine tuning of parameters.

  • PDF

Segmentation of Defective Regions based on Logical Discernment and Multiple Windows for Inspection of TFT-LCD Panels (TFT-LCD 패널 검사를 위한 지역적 분별에 기반한 결함 영역 분할 알고리즘)

  • Chung, Gun-Hee;Chung, Chang-Do;Yun, Byung-Ju;Lee, Joon-Jae;Park, Kil-Houm
    • Journal of Korea Multimedia Society
    • /
    • v.15 no.2
    • /
    • pp.204-214
    • /
    • 2012
  • This paper proposes an image segmentation for a vision-based automated defect inspection system on surface image of TFT-LCD(Thin Film Transistor Liquid Crystal Display) panels. TFT-LCD images have non-uniform brightness, which is hard to finding defective regions. Although there are several methods or proposed algorithms, it is difficult to divide the defect with high reliability because of non-uniform properties in the image. Kamel and Zhao disclosed a method which based on logical stage algorithm for segmentation of graphics and character. This method is a one of the local segmentation method that has a advantage. It is that characters and graphics are well segmented in an image which has non-uniform property. As TFT-LCD panel image has a same property, so this paper proposes new algorithm to segment regions of defects based on Kamel and Zhao's algorithm. Our algorithm has an advantage that there are a few ghost objects around the defects. We had experiments to prove performance in real TFT-LCD panel images, and comparing with the FFT(Fast Fourier Transform) method which is used a bandpass filter.

A study on the Development of the Device for Portable Safety Diagnosis and Dynamic Characteristics Analysis of Elevator using Fuzzy Algorithm (Fuzzy 알고리즘을 이용한 엘리베이터 포터블 안전진단 및 동특성 분석장치 개발)

  • 김태형;김훈모
    • Proceedings of the Korean Society of Precision Engineering Conference
    • /
    • 2000.11a
    • /
    • pp.123-126
    • /
    • 2000
  • An elevator system which is a essential equipment for a vertical movement of object, as a property of building, have been drove by various expenditure and purpose. Since developing electrical control technology, control systems are highly developed. An elevator equipment is expended to wide, but a data accuracy acquisition technique and safety predict technique for securing system safety is still basic level. So, objective verification for elevator confidence condition is required absolutely accuracy measurement technique. Therefore, this study is accomplished in order to conquer a method of depending on sense of a manager with a simple numeric measurement data, and construct a logical, analytical foresight system for more efficient elevator management system.

  • PDF

Efficient Technology Mapping of FPGA Circuits Using Fuzzy Logic Technique (퍼지이론을 이용한 FPGA회로의 효율적인 테크놀로지 매핑)

  • Lee, Jun-Yong;Park, Do-Soon
    • The Transactions of the Korea Information Processing Society
    • /
    • v.7 no.8
    • /
    • pp.2528-2535
    • /
    • 2000
  • Technology mapping is a part of VLSI CAD system, where circuits in logical level are mapped into circuits in physical level. The performance of technology mapping system is evaluatecJ by the delay and area of the resulting circuits. In the sequential circuits, the delay of the circuit is decided by the maximal delay between registers. In this work, we introduce an FPGA mapping algorithm improved by retiming technique used in constructive level and iterative level, and by fuzzy logic technique. Initial circuit is mapped into an FPGA circuit by constructive manner and improved by iterative retiming. Criteria given to the initial circuit are structured hierarchically by decision-making functions of fuzzy logic. The proposed system shows better results than previous systems by the experiments with MCNC benchmarkers.

  • PDF

Anticipatory I/O Management for Clustered Flash Translation Layer in NAND Flash Memory

  • Park, Kwang-Hee;Yang, Jun-Sik;Chang, Joon-Hyuk;Kim, Deok-Hwan
    • ETRI Journal
    • /
    • v.30 no.6
    • /
    • pp.790-798
    • /
    • 2008
  • Recently, NAND flash memory has emerged as a next generation storage device because it has several advantages, such as low power consumption, shock resistance, and so on. However, it is necessary to use a flash translation layer (FTL) to intermediate between NAND flash memory and conventional file systems because of the unique hardware characteristics of flash memory. This paper proposes a new clustered FTL (CFTL) that uses clustered hash tables and a two-level software cache technique. The CFTL can anticipate consecutive addresses from the host because the clustered hash table uses the locality of reference in a large address space. It also adaptively switches logical addresses to physical addresses in the flash memory by using block mapping, page mapping, and a two-level software cache technique. Furthermore, anticipatory I/O management using continuity counters and a prefetch scheme enables fast address translation. Experimental results show that the proposed address translation mechanism for CFTL provides better performance in address translation and memory space usage than the well-known NAND FTL (NFTL) and adaptive FTL (AFTL).

  • PDF

A study on the Development of the Portable Device for Safety Diagnosis and Dynamic Characteristics Analysis of Elevator using Fuzzy Algorithm (Fuzzy 알고리즘을 이용한 엘리베이터 안전진단 및 동특성 분석 포터블 장비 개발)

  • 김태형;김훈모
    • Proceedings of the Korean Society of Precision Engineering Conference
    • /
    • 2001.04a
    • /
    • pp.199-202
    • /
    • 2001
  • An elevator system, which is essential equipment for vertical movement of an object, as a property of building, has been driven by various expenditures and purposes. Since developing electrical control technology, control system are highly developed. The elevator system has expanded widely, but a data accuracy acquisition technique and safety predict technique for securing system safety is still at a basic level. So, objective verification for elevator confidence condition requires an absolute accuracy measurement technique. Therefore, this study is executed in order to acquire a method of depending on sense of a manager with simple numeric measurement data, and to construct a logical, analytical foresight system for more efficient elevator management system. As an artificial intelligence for diagnosis, the fuzzy inference algorithm is used for foreseeing the system in this thesis, because the fuzzy algorithm is the most useful method for resolving subjective ideas and a vague judgment of humans. The fuzzy inference algorithm is developed for each sensor signal(i.e. vibration, velocity, current).

  • PDF

An Efficient Hybrid Diagnosis Algorithm for Sequential Circuits (순차 회로를 위한 효율적인 혼합 고장 진단 알고리듬)

  • 김지혜;이주환;강성호
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.41 no.5
    • /
    • pp.51-60
    • /
    • 2004
  • Due to the improvements in circuit design and manufacturing technique, the complexity of a circuit is growing. Since the complexity of a circuit causes high frequency of faults, it is very important to locate faults for improvement of yield and reduction of production cost. But unfortunately it takes a long time to find sites of defects by e-beam proving if the physical level. A fault diagnosis algorithm in the Sate level has meaning to reduce diagnosis time by limiting fault sites. In this paper, we propose an efficient fault diagnosis algorithm in the logical level. Our method is hybrid fault diagnosis algorithm using a new fault dictionary and additional fault simulation which minimizes memory consumption and simulation time.

PSK Demodulation and Synchronization at Automatic Meter Reading System using Distribution Power Lines. (전력선을 이용한 자동검침 시스템에서의 PSK 복조 및 동기처리)

  • Kim, In-Soo;Park, Yang-Ha;Oh, Sang-Ki;Kim, Kwan-Ho;Kim, Yo-Hee;Moon, Hong-Suk;Park, Sei-Ung
    • Proceedings of the KIEE Conference
    • /
    • 1991.07a
    • /
    • pp.870-873
    • /
    • 1991
  • In this paper, We present demodulation and synchronization method of phase shift keying signal using Double Frequency Vector Technique for Reference Vector. 2nd Harmonic Vector for Reference Vector is utilized in discriminating between noise and carrier signal, and in producting correlation value for data bit logical level. And we applied this demodulator to Automatic Meter Reading System being communicated with electric distribution power lines.

  • PDF