• Journal of The Institute of Information and Telecommunication Facilities Engineering
• /
• v.9 no.4
• /
• pp.153-157
• /
• 2010

In this paper, a dual band LNA (Low Noise Amplifier) with a LC-tank matching circuit is designed for 912MHz and 2.45GHz RFID reader. The operating frequency is decided by the LC-tank resonance. The simulated results demonstrate that S21 parameter is 11.683dB and 5.748dB at 912MHz and 2.45GHz, respectively, and the S11 are -10.796dB and -21.261dB, the S22 are -7.131dB and -14.877dB at the same frequencies. The measured NF (Noise Figure) is 0.471 and 1.726 at 912MHz and 2.45GHz, respectively.

• Journal of the Institute of Electronics Engineers of Korea TC
• /
• v.44 no.7 s.361
• /
• pp.23-28
• /
• 2007

A dual-band GaAs FET low noise amplifier (LNA) with an input LC-tank circuit is designed using inductance source feedback for wireless LAN, and output matching is realized with low-pass Cheyshev filter impedance transforming circuit. Some design techniques for dual band LNA have been developed including input and output design equations. The measured results shows close agreement with the predicted performance.

• The Journal of Korean Institute of Electromagnetic Engineering and Science
• /
• v.18 no.2 s.117
• /
• pp.177-182
• /
• 2007

This paper presents the InGaP/GaAs HBT differential LC VCO with low phase noise performance for adaptive feedback interference cancellation system(AF-lCS). The VCO is verified with enhanced tank structure including filtering technique. The output tuning range for proposed VCO using asymmetric inductor and symmetric capacitors withlow pass filtering technique is 207 MHz. The output powers are -6.68 including balun and cable loss. The phase noise of this VCO at 10 kHz, 100 kHz and 1 MHz are -102.02 dBc/Hz, -112.04 dBc/Hz and -130.40 dBc/Hz. The VCO is designed within total size of $0.9{\times}0.9mm^2$.

• Journal of electromagnetic engineering and science
• /
• v.6 no.1
• /
• pp.30-35
• /
• 2006

This paper describes fully integrated low phase noise MMIC voltage controlled oscillators(VCOs). The Asymmetrical Inductance Tank VCO(AIT-VCO), which optimize the shortcoming of the previous tank's inductance optimization approach, has lower phase noise performance due to achieving higher equivalent parallel resistance and Q value of the tank. This VCO features an output power signal in the range of - 11.53 dBm and a tuning range of 261 MHz or 15.2 % of its operating frequency. This VCO exhibits a phase noise of - 117.3 dBc/Hz at a frequency offset of 100 kHz from carrier. A phase noise reduction of 15 dB was achieved relative to only one spiral inductor. The AIT-VCO achieved low very low figure of merit of -184.6 dBc/Hz. The die area, including buffers and bond pads, is $0.9{\times}0.9mm^2$.

• Proceedings of the KIEE Conference
• /
• 1987.07b
• /
• pp.950-953
• /
• 1987

A wave difference method(WDH) phase detector for timing recovery is designed in the digital subscriber loop receiver. This paper describes the architecture and experimental results of the WDM, tankless timing extraction PLL. The results show that the designed WDM timing extraction circuit have stable jitter performance without the use of high precision LC tank circuit.

• Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
• /
• 2006.11a
• /
• pp.127-128
• /
• 2006

The proposed differential LC cross-coupled VCO is implemented in InGap/GaAs HBT process for an adaptive Global Positioning system(GPS) application. Two filtering capacitors are used at the base of output buffer amplifiers at the both sides of the core m order to improve phase noise characteristics. The VCO produced a phase noise of -133 dBc/Hz at 3MHz offset frequency from the carrier frequency of 1.489GHz and the second harmonic suppression is significantly suppresed up to -49dBc/Hz in simulation result. The three pairs of BC diodes are integrated m the tank circuit to increase the VCO Tunning range.

• Proceedings of the KIEE Conference
• /
• 2003.10b
• /
• pp.209-212
• /
• 2003

This paper proposes a soft-transition control strategy for a three phase ZCS(Zero Current Switching) inverter circuit. Each phase leg of inverter circuit consists of an LC resonant tank, two main switches, and one auxiliary switches. This paper presents design consideration via a study example of a three phase prototype inverter for motor drives. A simple device tester with zero current switching capability is proposed to select eligible auxiliary switches. The principle of operation, feature and design considerations are illustrated and verified through the experiment with a 2.2kW 5kHz IGBT based experimental circuit.

• Proceedings of the KIEE Conference
• /
• 2004.04a
• /
• pp.155-158
• /
• 2004

This paper proposes a soft-transition control strategy for a three phase ZCS(Zero Current Switching) inverter circuit. Each phase leg of inverter circuit consists of an LC resonant tank, two main switches, and two auxiliary switches. This paper presents design consideration via a study example of a three phase prototype inverter for motor drives. A simple device tester with zero current switching capability is proposed to select eligible auxiliary switches. The principle of operation, feature and design consideration is illustrated and verified through the experiment with a 2.2kW 5kHz IGBT based experimental circuit.

• Journal of the Institute of Electronics Engineers of Korea SD
• /
• v.45 no.4
• /
• pp.36-42
• /
• 2008

40Gb/s CMOS Clock and Data Recovery circuit design for optical serial link is proposed. The circuit generates 8 multiphase clock using LC tank PLL and controls the phase between the clock and the data using the $2{\times}$ oversampling Bang-Bang PD. 40Gb/s input data is 1:4 demultiplexed and recovered to 4 channel 10Gb/s outputs. The design was progressed to separate the analog power and the digital power. The area of the chip is $2.8{\times}2.4mm^2$ for the inductors and the power dissipation is about 200mW. The chip has been fabricated using 0.18um CMOS process. The measured results show that the chip recovers the data up to 9.5Gb/s per channel(Equivalent to serial input rate of up to 38Gb/s).

• Proceedings of the KIPE Conference
• /
• 2009.11a
• /
• pp.237-239
• /
• 2009

This paper presents a new developed 160kV-120kW Class MPC (magnetic pulse compressor) power supply for DeNOx, DeSOx system. The circuit consists of N-series connected CCPS (capacitor charging power supply) and MPC Tank. The MPC power supply developed compared to the conventional LC resonant type has many advantage, it was verified reliability of a product by module, simulator and tank connection test. Now, the developed MPC power supply is installed POSCO sintering plant for DeSOx, DeNOx system.