• The Transactions of the Korean Institute of Electrical Engineers P
• /
• v.56 no.2
• /
• pp.83-89
• /
• 2007

The LC filter design procedure of the inverter output filter is described. The transfer function of the filter output voltage to the load current is described with the capacitor value and the system time constant considering the system controller. By using the closed form of the relation between the filter capacitor value and the system time constant, the capacitor value can be calculated with the given system time constant and vice versa. It is more practical for the implementation of power and control circuit of inverter. And as the effect of the load current to the voltage distortion can be calculated from the closed form, it is possible to analyze the system how much the voltage waveform is distorted in case of the nonlinear load. All the proposed design procedure is verified with the simulation and experimental results.

• The Transactions of the Korean Institute of Power Electronics
• /
• v.11 no.4
• /
• pp.313-320
• /
• 2006

In this paper, a design approach of LC trap filter for output side harmonic reduction of single phase NPC multilevel inverter is proposed, and THD of the output voltage and harmonic FFT of the output current are analyzed. The proposed filter consists of a conventional LCR filter cascaded with an LC trap filter and it is tuned to inverter switching frequency. A NPC multilevel inverter inverter is used an inverter system for high power application and DSP(TMS320C31) is used for the controller. The effectiveness of the proposed system confirmed through simulation and experimental results.

• Proceedings of the KIPE Conference
• /
• 2020.08a
• /
• pp.453-454
• /
• 2020

본 논문은 PWM에 의한 전압 고조파를 분석하여 LC 필터를 설계하는 방안을 제안한다. 전압형 인버터는 PWM 방식을 이용하여 출력전압을 합성하며, PWM에 의한 전압 고조파는 직류단 전압, Modulation index, Deadtime 등에 의해서 결정된다. 출력 전압 고조파와 PWM 전압고조파와의 관계를 풀어 LC 필터를 설계한다. 제안된 방법으로 설계된 LC 필터는 시뮬레이션을 통해 설계의 타당성을 확인하였다.

• The Transactions of the Korean Institute of Electrical Engineers P
• /
• v.64 no.2
• /
• pp.79-84
• /
• 2015

Voltage sags are considered the dominant disturbances affecting power quality. Dynamic voltage restorers(DVRs) are mainly used to protect sensitive loads from the electrical network voltage disturbances such as sags or swells and could be used to reduce harmonic distortion of ac voltages. The typical DVR topology essentially contains a PWM inverter with LC Filter, an injection transformer connected between the ac voltage line and the sensitive load, and a DC energy storage device. For injecting series voltage, the PWM inverter is used and the passive filter consist of inductor(L) and capacitor(C) for harmonics elimination of the inverter. However there are voltage pulsation responses by the characteristic of the LC passive filter that eliminate the harmonics of the PWM output waveform of the inverter. Therefore, this paper presented design and feedback performance of LC filter used in the DVRs. The voltage control by LC filter should be connected in the line side since this feedback method allows a relatively faster dynamic response, enabling the elimination of voltage notches or spikes in the beginning and in the end of sags and strong load voltage THD reduction. Illustrative examples are also included.

• Journal of the Korea Institute of Information and Communication Engineering
• /
• v.16 no.11
• /
• pp.2480-2486
• /
• 2012

The design of low voltage LC-VCO(LC Voltage Controlled Oscillator) has been presented to optimize the phase noise and power consumption for the block of frequency synthesis to satisfy WCDMA system specification in this paper. The parameters for minimum phase noise has been obtained in the region of design, using the lines of the tuning range and the excess gain in the plane of the inductance and the transconductance of MOS transistor to compensate the loss of LC-tank. As a result of simulation, the phase noise characteristics is -113dBc/Hz for offset of 1MHz. The optimum designed LC-VCO has been fabricated using the process of 0.25um CMOS. As a result of measurement for fabricated chip, the phase noise characteristics is -116dBc/Hz for offset of 1MHz. The power consumption is 15mW, and Kvco is 370MHz/V.

• The Transactions of the Korean Institute of Electrical Engineers B
• /
• v.50 no.7
• /
• pp.347-355
• /
• 2001

The conventional output filter design methods of a voltage source inverter includes two main problems: the performance is not sure to satisfy the specification under the nonlinear load; the designed filter must be occasionally modified when the controller is designed. In this paper, we analyze the relation between both linear and nonlinear loads, the output voltage magnitude, LC lowpass filter parameters, and the control response time. Upon the basis, both filter and controller are simultaneously designed for the performance to satisfy the specification under the nonlinear load as well as linear load. The proposed method sharply enhances the reliability of the performance. P.U is used for the method to be applied to all the quantities of the system. The simulation and the experiment of the proposed method carried out respectively to verify the validity.

• Proceedings of the Korean Institute of IIIuminating and Electrical Installation Engineers Conference
• /
• 1993.10a
• /
• pp.71-75
• /
• 1993

The Modeling analysis and design of a high frequency LC-type series and LLCC-type parallel resonant converter oprating in the continous conduction is presented. The state-plane diagram representation of the converter response gives and good insight into the converter operation. A set of characterisric frequency are plotted which design parameters can be obtained.

• Journal of Electrical Engineering and Technology
• /
• v.3 no.2
• /
• pp.213-217
• /
• 2008

The flux-lock type superconducting fault current limiter(SFCL) can apply the magnetic field into the high-$T_C$ superconducting(HTSC) element by adopting the magnetic field coil in its third winding. To apply the magnetic field into the HTSC element effectively, the capacitor for LC resonance is connected in series with the magnetic field coil. However, the current waveform of third winding for the application of the magnetic field is affected by the LC resonance condition for the frequency of the source voltage and can affect the waveform of the limited fault current. In this paper, the current waveform of the third winding in the flux-lock type SFCL according to LC resonance condition during a fault period was analyzed. From the differential equation for its electrical circuit, the current equation of the third winding was derived and described with the natural frequency and the damping ratio as design parameters. Through the analysis according to the design parameters of the third winding, the waveform of the limited fault current was confirmed to be influenced by the current waveform of the third winding and the design condition for the stable fault current limiting operation of this SFCL was obtained.

• Journal of Korean Tunnelling and Underground Space Association
• /
• v.21 no.6
• /
• pp.875-885
• /
• 2019

This paper is aimed to suggest the coefficient of variation of the total load on the segment lining and the coefficient of variation of earth pressure in reliability based design of shield tunnel. For this purpose, the statistical characteristics of weathered soil and weathered rock were calculated by analyzing the site survey data of the domestic urban section. The coefficient of variation could be estimated by applying these values to Terzaghi's theory using MCS technique. As a result, the coefficient of variation of rock load for weathered soil and weathered rock was 0.08~0.14. The coefficient of variation for the total load acting on the tunnel was LC1 = 0.38, LC2 = 0.33, and LC3 = 0.37. The proposed coefficients of variation can be used in the reliability-based design of shield tunnel segments.

• Journal of the Korean Institute of Electrical and Electronic Material Engineers
• /
• v.30 no.4
• /
• pp.241-245
• /
• 2017

This paper proposes a private display that can adjust viewing angles by using an electric-field-driven (EFD) LC Lens. The EFD LC Lens design and simulation were analyzed by using the Extended Jones Matrix Method. The conventional method for attaching a private film to the display was difficult. In order to solve this problem, in this study, by using the EFD LC Lens, we devised a method that can view images more conveniently. We analyzed the luminance and illumination of the optical viewing distance by using the Extended Jones Matrix Method. We also measured the intensity of the viewing angles. The simulation attached the EFD LC Lens to the 14" Full HD RGB stripe wide panel. We calculated the relative luminance distribution and the luminance distribution on the viewing angle of the image at the optimum viewing distance of 60 cm, using the EFD LC Lens and the lenticular lens. The proposed method could be used to design private displays that can adjust the viewing angle of the EFD LC Lens.