• Title/Summary/Keyword: Inverter Pole

Search Result 72, Processing Time 0.027 seconds

Zero-voltage-switching three level auxiliary resonant commutated pole inverter (영전압 스위칭 3-레벨 보조 공진 폴 인버터)

  • 유동욱;원충연;조정구;백주원
    • The Transactions of the Korean Institute of Electrical Engineers
    • /
    • v.45 no.4
    • /
    • pp.535-542
    • /
    • 1996
  • A zero voltage switching (ZVS) three level auxiliary resonant commutated pole inverter (ARCPI) is presented for high power GTO inverters. The concept of ARCP for two level inverter is extended to the three inverter. The proposed auxiliary commutation circuit consists of one resonant inductor and two bi-directional switches, which provides ZVS condition to the main devices without increasing device voltage or current stresses. The auxiliary device operates with zero current switching (ZCS) which enables use of the low cost thyristors. The proposed ARCPI can handle higher voltage and higher power (1-10MVA) comparing to the two level one. Operation and analysis of the ARCPI are illustrated and the features are compared o those of the snubber circuit incorporated three level inverter. Experimental results with 10kW, 4kHz prototype are presented to verify the principle of operation. (author). refs., figs., tab.

  • PDF

Performance Analysis for Auxiliary Resonant Commutated Pole Inverter with Clamping Diodes (클램핑 다이오드를 갖는 ARCP 인버터의 성능 분석)

  • Lee, Yoon-Seok;Kim, Jae-Hyuk;Han, Byung-Moon
    • The Transactions of The Korean Institute of Electrical Engineers
    • /
    • v.67 no.12
    • /
    • pp.1611-1618
    • /
    • 2018
  • This paper proposes a new auxiliary resonant commutated pole (ARCP) inverter which has a modified auxiliary circuit. The proposed auxiliary circuit includes two auxiliary IGBT switches, an LC resonant circuit, and two clamping diodes. In order to analyze the performance of proposed ARCP inverter, computer simulations with PSCAD, and hardware experiments were carried out. Through analyzing the experimental results, it is known that the proposed ARCP inverter offers efficiency improvement of 1.5% compared with the hard-switching inverter.

A Test System of Valve and Poles for Large Scale Inverter using Resonant Circuit (공진회로를 이용한 대용량 인버터 구성용 밸브 및 폴 시험설비에 관한 연구)

  • Han, Young-Seong;Chung, Chung-Choo
    • The Transactions of The Korean Institute of Electrical Engineers
    • /
    • v.60 no.5
    • /
    • pp.971-976
    • /
    • 2011
  • This paper proposes a test system for a valve and poles building blocks used for large scale inverters such as STATCOM, SSSC, UPFC and VSC HVDC. Power semiconductors in the valve are normally connected in series to withstand switching voltage much larger than the voltage rating of a single power semiconductor. Therefore, there is a need to verify if the dynamic voltage sharing during switching in a valve is satisfactory. In this paper, we propose a test system that provides the necessary test condition: voltage and current in the valve using resonant circuits. A test scheme for a single phase inverter consisting two poles is also proposed. The performance of the inverter pole has to be verified at the factory test, before the system is installed at the site to secure the reliability of the system. The proposed scheme makes it possible to confirm if the pole can withstand voltage and current switching condition and handle loss.

A Novel ZVS 3-Level Resonant Pole Inverter (새로운 ZVS 3-레벨 공진폴 인버터)

  • Baek, Ju-W.;Cho, Jung-G.;Yoo, Dong-W.;Song, Doo-I.;Won, Cung-Y.
    • Proceedings of the KIEE Conference
    • /
    • 1995.07a
    • /
    • pp.360-364
    • /
    • 1995
  • A zero voltage switching (ZVS) three level resonant pole inverter is presented for high power GTO inverters. The concept of auxiliary resonant commutated pole(ARCP) for two level inverter is extended to the three level inverter. The proposed auxiliary commutation circuit consists of one resonant inductor and two bi-directional switches, which provides ZVS condition to the main devices without increasing device voltage or current stresses. The auxiliary device operates with zero current switching(ZCS) which enables use of the low cost thyristors. The proposed circuit can handle higher voltage and higher power(1-10MVA) comparing to the two level one. Operation and analysis of the proposed circuit are illustrated. Experimental results with 10 KW, 4 kHz prototype are presented to verify the principle of operation.

  • PDF

Development of 100 KVA Inverter Using Smart Power Module (스마트 전력모듈을 사용한 100 kVA 급 인버터 개발)

  • Jung, Euney;Joung, Gyu Bum;Lee, Ju-Kwang;Chung, Gyo-Bum
    • Proceedings of the KIPE Conference
    • /
    • 2014.11a
    • /
    • pp.117-118
    • /
    • 2014
  • This paper presents a new smart power module for 100[kVA] inverter. In the inverter, the three smart modules are used and those are installed at the each pole of the inverter. Each module receives the switching functions from the inverter main controller, and generates duty ratio for IGBTs' switching of the pole. For the reliable operation of the inverter, CAN communication is used for transferring the switching functions form the main controller to the modules. Experiments verify the performance of the smart power module installed in 100[KVA] inverter.

  • PDF

Experience and Analysis of Pole Interaction for Jeju HVDC No. 2: Practical Solution for Non-Interruptible Power Transfer (제주 HVDC No. 2의 극간 상호작용 경험과 분석: 무정전 전력 송전을 위한 실용적 해결방안)

  • Kim, Hee-Jin;Kim, Chan-Ki;Park, Chang-Hwan
    • The Transactions of the Korean Institute of Power Electronics
    • /
    • v.25 no.6
    • /
    • pp.459-468
    • /
    • 2020
  • The pole interaction of the line-commutated converter high-voltage direct current (HVDC) is analyzed, and a practical solution that uses a surge arrester is proposed. Jeju HVDC No. 2 is a double-monopole HVDC link that has a rated power capacity of 2 × 200 MW and was commissioned in 2012. During normal operation, Jeju HVDC No. 2 is operated in the bipolar mode to minimize the loss caused by the dedicated metallic return. However, when one pole of the inverter valve is bypassed, a commutation failure can occur in the other pole. This phenomenon is called pole interaction in this work. This pole interaction interrupts the HVDC power transfer for almost 2 s and may affect the stability of the power system. This research proposes the installation of a surge arrester at the inverter neutral, which can be an effective and practical solution for pole interaction. The HVDC system is analyzed, and the residual voltage of the surge arrester is determined. Detailed simulation using PSCAD/EMTDC demonstrates that the proposed method eliminates the pole interaction of the bipolar-operated HVDC.

Design Considerations for Low Voltage Claw Pole Type Integrated Starter Generator (ISG) Systems

  • Lee, Geun-Ho;Choi, Geo-Seung;Choi, Woong-Chul
    • Journal of Power Electronics
    • /
    • v.11 no.4
    • /
    • pp.527-532
    • /
    • 2011
  • Due to the need for improved fuel consumption and the trend towards increasing the electrical content in automobiles, integrated starter generator (ISG) systems are being considered by the automotive industry. In this paper, in order to change the conventional generator of a vehicle, a belt driven integrated starter generator is considered. The overall ISG system, the design considerations for the claw pole type AC electric machine and a low voltage very high current power stage implementation are discussed. Test data on the low voltage claw pole type machine is presented, and a large current voltage source DC/AC inverter suitable for low voltage integrated starter generator operation is also presented. A metal based PCB (Printed Circuit Board) power unit to attach the 4-parallel MOS-FETs is used to achieve extremely high current capability. Furthermore, issues related to the torque assistance during vehicle acceleration and the generation/regeneration characteristics are discussed. A prototype with the capability of up to 1000 A and 27 V is designed and built to validate the kilo-amp inverter.

An Improved Soft-Switching Inverter with An Unidirectional Auxiliary Switch (단방향 보조 스위치를 갖는 개선된 소프트 스위칭 인버터)

  • Sohn, Se-Jin;Lee, Kui-Jun;Kim, Rae-Young;Hyun, Dong-Seok
    • Proceedings of the KIPE Conference
    • /
    • 2010.07a
    • /
    • pp.376-377
    • /
    • 2010
  • In this paper, novel unidirectional auxiliary resonant commutated pole is proposed to improve the performance of zero-voltage soft-switching inverter. The proposed circuit keeps the advantages of the original soft-switching inverter, while providing more effective resetting capability in magnetizing current. Based on the advanced reset mechanism, auxiliary switches operate under a complete zero-current condition. The operating principle and steady-state analysis are presented theoretically, according to its operating modes. Accordingly, it proves the fact that the proposed unidirectional auxiliary resonant commutated pole breaks an unwanted magnetizing current loop effectively. The performance of the proposed circuit is verified by several simulation results.

  • PDF

CMOS neuron activation function (CMOS 뉴런의 활성화 함수)

  • Kang, Min-Jae;Kim, Ho-Chan;Song, Wang-Cheol;Lee, Sang-Joon
    • Journal of the Korean Institute of Intelligent Systems
    • /
    • v.16 no.5
    • /
    • pp.627-634
    • /
    • 2006
  • We have proposed the methods how to control the slope of CMOS inverter's characteristic and how to shift it in y axis. We control the MOS transistor threshold voltage for these methods. By observing that two transistors are in saturation region at the center of the CMOS inverter's characteristic, we have presented how to make the characteristic for one pole neuron. The circuit level simulation is used for verifying the proposed method. PSpice(OrCAD Co.) is used for circuit level simulation.

A Novel Five-Level Flying-Capacitor Dual Buck Inverter

  • Liu, Miao;Hong, Feng;Wang, Cheng-Hua
    • Journal of Power Electronics
    • /
    • v.16 no.1
    • /
    • pp.133-141
    • /
    • 2016
  • This paper focuses on the development of a Five-Level Flying-Capacitor Dual Buck Inverter (FLFCDBI) based on the main circuit of dual buck inverters. This topology has been described as not having any shoot-through problems, no body-diode reverse recovery problems and the half-cycle work mode found in the traditional Multi-Level Flying-Capacitor Inverter (MLFCI). It has been shown that the flying-capacitor voltages of this inverter can be regulated by the redundant state selection within one pole. The voltage balance of the flying-capacitors can be achieved by charging or discharging in the positive (negative) half cycles by choosing the proper logical algorithms. This system has a simple structure but demonstrates improved performance and reliability. The validity of this inverter is conformed through computer-aided simulation and experimental investigations.