• Title/Summary/Keyword: Interlocking system

Search Result 201, Processing Time 0.026 seconds

The Design of High efficiency multi-channel LED light Driver suitable for Streetlamp (가로등에 적합한 고효율 멀티채널 LED 조명 구동장치 설계)

  • Song, Je-Ho;Kim, Hwan-Yong
    • Journal of the Korea Academia-Industrial cooperation Society
    • /
    • v.15 no.7
    • /
    • pp.4489-4493
    • /
    • 2014
  • LED light driving device has problems in efficiency and heating at higher than 150W. In addition, there is inconvenience in replacing the lighting device to another when W is not the same as the previous one. In this paper, a multi-channel LED light driver, driver embedded driver circuit in a multi-channel structure with a power system in the driver-interlocking structure was designed. With the auto control converter structure with a power efficiency above 93% and power factor above 0.98, the weight of the high efficiency LED lighting-actuating device in driver-interlocking structure, a driver in self-calibrating self-optimization structure. In this paper, at below 10% THD, the existing converter contrast weight was reduced by 40% or more.

Data Processing Method of Radar Processor Unit Test Equipment (레이다처리장치 시험장비의 데이터 처리방안)

  • Lee, Mincheol;Kim, Yong-min
    • Journal of the Korea Institute of Military Science and Technology
    • /
    • v.21 no.6
    • /
    • pp.767-775
    • /
    • 2018
  • To develop and check a Radar Processor Unit, checking the function and performance of the requirement is very important factor in developing Radar. General methods for verifying the Radar is simulation test, environment linkage test and field operation test, firstly, in case of requirement analysis phase, verify Radar algorithm and design by using mathematical method based simulation test method, and secondly, in case of unit test and integrated test phase, Test Equipment is set to simulate radar environment in the lab to verify radar function and performance. Lastly, field operation test phase is carried out to confirm the function and performance after it is mounted on the actual equipment. To successfully develop Radar Processor Unit, using the method of field operation test method after sufficient test cases are tested in radar environmental interlocking method in order to save cost and testing period and because of this reason, development of the Radar Processor Unit Test Equipment is becoming very important factor. In this paper, we introduce the concept of test equipment development and important factors in test equipment, which are target simulation, data processing and device interlocking.

Signalling System Modelling for Train Operation Simulation (열차운용 시뮬레이션을 위한 신호시스템 모델링)

  • 최규형;구세완
    • Proceedings of the KSR Conference
    • /
    • 1998.11a
    • /
    • pp.202-209
    • /
    • 1998
  • This paper presents a modelling of railway facilities and signalling system based on object-oriented software development technique to simulate multi-train movements on the complex railway network. Block and interlocking functions of signalling system is modelled using Node-Link model of railway network and signal control logic, which can be used to set the train routes and control the train movement. A brief explanation of class design about these model is provided.

  • PDF

A Study on the Application of Real-Time Object-Oriented Modeling Technique For Real-Time Computer Control

  • Kim Jong-Sun;Yoo Ji-Yoon
    • Proceedings of the KIPE Conference
    • /
    • 2001.10a
    • /
    • pp.546-551
    • /
    • 2001
  • This paper considers the design technique of the real-time control algorithm to implement the electronic interlocking system which is the most important station control system in railway signal field. The proposed technique consists of the structure design and the detail design which are based on the ROOM(Real-Time Object-Oriented Modeling) This proposed technique is applied to the typical station model in order to prove the validity as verifying the performance of the modeled station.

  • PDF

A Study on Communication Protocol for Interface between CTC and EIS Equip (열차집중제어장치와 전자연동장치간 정보전송을 위한 통신 프로토콜 구조 연구)

  • Hwang, Jong-Gyu;Lee, Jae-Ho
    • Proceedings of the KIEE Conference
    • /
    • 2002.11d
    • /
    • pp.341-343
    • /
    • 2002
  • According to the computerization of railway signalling equipments, the need of communication protocol for interface between these equipments is increasing. In this paper the research results on communication protocol structure for interface between LDTS(Local Data Transmission System) and EIS(Electronic Interlocking System) is represented.

  • PDF

The empirical study for usability of digital contents interlocking system with metaphor of place (공간 메타포를 이용한 디지털 컨텐츠 온/오프라인 연동 시스템의 사용 편의성 증진을 위한 디자인 요소에 대한 실증적 연구)

  • Jeon, Seok-Won;Lee, Su-Jin;Kim, Jin-Woo
    • 한국HCI학회:학술대회논문집
    • /
    • 2006.02b
    • /
    • pp.424-434
    • /
    • 2006
  • 최근 다양한 디지털 컨텐츠를 온라인의 서버와 오프라인의 개인 컴퓨터 혹은 소형 정보기기에서 공유하여 사용이 가능하도록 도와주는 시스템과 서비스들이 출현하고 있다. 이와 같은 시스템은 사용자가 언제, 어느 곳에 있더라도 원하는 디지털 컨텐츠에 접근할 수 있도록 도와준다는 장점을 갖고 있으며, 또한 해당 디지털 컨텐츠의 저작권을 보호할 수 있다는 부가적인 이점을 제공한다. 그러나 이들 시스템은 도입 초기에 대부분의 개발자들이 저지르기 쉬운 기능 중심적 사고에 치우친 시스템인 경우가 많다. 이들 기능 중심적인 시스템은 사용자가 해당 시스템을 어떻게 인지할 것인지에 대한 이해가 부족한 한계를 갖고 있으며, 이는 결국 시스템의 사용 편의성에 영향을 미칠 수 있다. 본 연구에서는 디지털 컨텐츠를 온라인과 오프라인에서 공유하여 사용할 수 있는 시스템의 구조적 메타포로 공간을 선택하였다. 사용자의 시스템 환경으로서 온라인과 오프라인, 그리고 사용자가 디지털 컨텐츠를 이용하여 수행하는 과업으로서 관리/저장과 사용으로 시스템의 구조를 구분하였으며, 이상의 구분에 따라 공간의 메타포를 이용하여 시스템을 디자인하였다. 이와 같이 구분한 시스템의 공간에 따라 사용자가 시스템에 대하여 갖는 관여도와 동기를 측정하였으며, 관여도의 수준과 동기의 차원에 따라 사용 편의성을 높일 수 있는 디자인 요소로서 시스템을 구현하고 있는 색상들 사이의 대비 수준과 색상의 색조 차원을 규명하고자 한다.

  • PDF

A Algorithm on Optimizing Traffic Network by the Control of Traffic Signal Timing (교통신호등 제어를 통한 교통망 최적화 알고리즘)

  • An, Yeong-Pil;Kim, Dong-Choon;Na, Seung-kwon
    • Journal of Advanced Navigation Technology
    • /
    • v.21 no.5
    • /
    • pp.472-478
    • /
    • 2017
  • In this paper, we deals with optimizing traffic signal timing in grid networks by using a network topology design method. Optimizing traffic signal timing includes minimizing delay time delay between departure and destination by interlocking straight traffic signal in the minimum spanning tree(MST). On the assumption that users of network abide by the paths provided in this paper, this paper shows optimizing traffic signal timing in grid networks. the paths provided in this paper is gathered by using Dijkstra algorithm used in computer networks. The results indicate minimizing delay time of passing through the grid network and interlocking traffic signal in the grid network.

Microstructure Development of Spark Plasma Sintered Silicon Carbide with Al-B-C (Al-B-C 첨가 탄화규소의 스파크 플라즈마 소결에 의한 미세구조 발달)

  • Cho, Kyeong-Sik;Lee, Kwang-Soon;Lee, Hyun-Kwuon;Lee, Sang-Jin;Choi, Heon-Jin
    • Journal of the Korean Ceramic Society
    • /
    • v.42 no.8 s.279
    • /
    • pp.567-574
    • /
    • 2005
  • Densification of SiC powder with additives of total amount of2, 4, 8 $wt\%$ Al-B-C was carried out by Spark Plasma Sintering (SPS). The unique features of the process are the possibilities of a very fast heating rate and a short holding time to obtain fully dense materials. The heating rate and applied pressure were kept at $100^{\circ}C/min$ and 40 MPa, while the sintering temperature and holding time varied from 1700 - $1800^{\circ}C$ for 10 - 40 min, respectively. The SPS-sintered specimens with different amount of Al-B-C at $1800^{\circ}C$ reached near-theoretical density. The $3C{\rightarrow}6H,\;15R{\rightarrow}4H$ phase transformation of SiC was enhanced by increasing the additive amount. The microstructure of SiC sintered up to $1750^{\circ}C$ consisted of fine equiaxed grains. In contrast, the growth of large elongated grains in small matrix grains was shown in sintered bodies at $1800^{\circ}C$, and the plate-like grains interlocking microstructure had been developed by increasing the holding time at $1800^{\circ}C$. The grain growth rate decreases with increasing amount of Al-B-C in SiC starting powder, however, the both of volume fraction and aspect ratio of large grains in sintered body increased.

Influence of α-SiC Seed Addition on Spark Plasma Sintering of β-SiC with Al-B-C: Microstructural Development (Al-B-C 조제 β-SiC의 스파크 플라즈마 소결에 미치는 α-SiC seed 첨가 영향: 미세 구조 변화)

  • Cho, Kyeong-Sik;Lee, Hyun-Kwuon;Lee, Sang-Woo
    • Journal of Powder Materials
    • /
    • v.17 no.1
    • /
    • pp.13-22
    • /
    • 2010
  • The unique features of spark plasma sintering process are the possibilities of a very fast heating rate and a short holding time to obtain fully dense materials. $\beta$-SiC powder with 0, 2, 6, 10 wt% of $\alpha$-SiC particles (seeds) and 4 wt% of Al-B-C (sintering aids) were spark plasma sintered at $1700-1850^{\circ}C$ for 10 min. The heating rate, applied pressure and sintering atmosphere were kept at $100^{\circ}C/min$, 40 MPa and a flowing Ar gas (500 CC/min). Microstructural development of SiC as function of seed content and temperature during spark plasma sintering was investigated quantitatively and statistically using image analysis. Quantitative image analyses on the sintered SiC ceramics were conducted on the grain size, aspect ratio and grain size distribution of SiC. The microstructure of SiC sintered up to $1700^{\circ}C$ consisted of equiaxed grains. In contrast, the growth of large elongated SiC grains in small matrix grains was shown in sintered bodies at $1750^{\circ}C$ and the plate-like grains interlocking microstructure had been developed by increasing sintering temperature. The introduction of $\alpha$-SiC seeds into $\beta$-SiC accelerated the grain growth of elongated grains during sintering, resulting in the plate-like grains interlocking microstructure. In the $\alpha$-SiC seeds added in $\beta$-SiC, the rate of grain growth decreased with $\alpha$-SiC seed content, however, bulk density and aspect ratio of grains in sintered body increased.

SIEM OWASP-ZAP and ANGRY-IP Vulnerability Analysis Module and Interlocking (SIEM과 OWASP-ZAP및ANGRY-IP취약점분석모듈과 연동구현)

  • Yoon, Jong Moon
    • Convergence Security Journal
    • /
    • v.19 no.2
    • /
    • pp.83-89
    • /
    • 2019
  • In accordance with information security compliance and security regulations, there is a need to develop regular and real-time concepts for cyber-infringement attacks against network system vulnerabilities in branch and periodic forms. Vulnerability Analysis Analysis It is judged that it will be a countermeasure against new hacking attack in case of concept validation by interworking with TOOL. Vulnerability check module is standardized in event attribute management and ease of operation. Opening in terms of global sharing of vulnerability data, owasp zap / Angry ip Etc. were investigated in the SIEM system with interlocking design implementation method. As a result, it was proved that the inspection events were monitored and transmitted to the SIEM console by the vulnerability module of web and network target. In consideration of this, ESM And SIEM system In this paper, we propose a new vulnerability analysis method based on the existing information security consultation and the results of applying this study. Refer to the integrated interrelationship analysis and reference Vulnerability target Goal Hacking It is judged to be a new active concept against invasion attack.