• Title/Summary/Keyword: Implementation Phase

Search Result 1,247, Processing Time 0.028 seconds

Design of QPSK Demodulator Using CMOS BPSK Receiver and Reflection-Type Phase Shifter (CMOS 기반 BPSK 수신기와 반사형 위상 천이기를 이용한 QPSK 복조기 설계)

  • Moon, Seong-Mo;Park, Dong-Hoon;Yu, Jong-Won;Lee, Moon-Que
    • The Journal of Korean Institute of Electromagnetic Engineering and Science
    • /
    • v.20 no.8
    • /
    • pp.770-776
    • /
    • 2009
  • We propose and demonstrate an I/Q demodulator using four-port BPSK demodulator base on additive mixing and reflection-type phase shifter using hybrid technique. Previously, the conventional I/Q demodulator base on multiplicative or additive mixing method divides I/Q signal path from mixer to parallel-to-serial converter. In this paper, we propose new I/Q demodulator without dividing I/Q baseband signal path. The proposed schematic requires half size in implementation and half power consumption in baseband path compared with the conventional receiver. Also, the proposed receiver eliminates parallel-to-serial converter after data decoding. The proposed circuit has been successfully demodulated a QPSK signal with the L-band carrier frequency and 20 Mbps data rate.

Novel LCD CCFL-backlight Electronic Ballast using the Phase-shift Full-bridge Inverter (위상천이 풀브리지 인버터를 이용한 새로운 LCD CCFL 백라이트 전자식 안정기)

  • Jeong, Gang-Youl
    • Journal of the Korean Institute of Illuminating and Electrical Installation Engineers
    • /
    • v.24 no.6
    • /
    • pp.8-17
    • /
    • 2010
  • This paper proposes a novel LCD CCFL-backlight electronic ballast using the phase-shift full-bridge inverter. The proposed electronic ballast reduces the ignition voltage and eliminates current spikes using the new digital dimming control applied with soft-starting. Thus the electronic ballast improves ignition behavior of the CCFL and hence increases the CCFL's life span. For this, this paper analyzes the full-bridge inverter topology of the proposed electronic ballast and explains the new digital dimming control algorithm applied to the ballast, briefly. And this paper shows a design example of the prototype circuit and explains an implementation method of the digital dimming control which is implemented on a single-chip microcontroller with software. This was implemented as actual prototype electronic ballast, and its experimental results showed that the proposed electronic ballast operates correctly. The ignition voltage of the prototype in the digital dimming operation was reduced about 30[%] compared with the conventional electronic ballast and there were not any current spikes.

A Study on the Design and Implementation of the Oscillator Using a Miniaturized Hairpin Ring Resonator (소형화된 헤어핀 링 공진기를 이용한 발진기 설계 및 제작에 관한 연구)

  • Kim, Jang-Gu;Choi, Byoung-Ha
    • Journal of Advanced Navigation Technology
    • /
    • v.12 no.2
    • /
    • pp.122-131
    • /
    • 2008
  • In this paper, an S-band oscillator of the low phase noise property using miniaturized microstrip hairpin shaped ring resonator has been designed and implemented. The TACONIC's RF-35 substrate has a dielectric constant ${\varepsilon}_r$=3.5 a thickness h=20mil a copper thickness t=17 um and loss tangent $tan{\delta}$=0.0025. The designed and implemented 2.45 GHz oscillator shows low phase performance of -100.5 dBc/Hz a 100kHz offset. Output power 20.9 dBm at center frequency 2.45 GHz and harmonic suppression -32 dBc. The circuit was implemented with hybrid technique. But can be fully compatible with the RFIC's, MIC and MMIC due to its entirely planar structure.

  • PDF

Design and Implementation on Frequency Synthesizer Qualification Model Level for SAR payload (위성 레이다용 QM급 주파수합성기 설계 및 제작)

  • Kim, Dongsik;Kim, Hyunchul;Heo, John;Kim, Wansik
    • The Journal of the Institute of Internet, Broadcasting and Communication
    • /
    • v.20 no.3
    • /
    • pp.9-14
    • /
    • 2020
  • In this paper, Qualification Model of frequency synthesizer is designed for X-band SAR system and performed electrical and environment test. Designed frequency synthesizer generate 13.65 GHz with very low phase noise performance. The integrated phase noise from 10Hz to 1MHz is -37.91 dBc. IRF performances are analyzed according to phase noise and jitter. Also, thermal and structure analysis are achieved for stable operation in space environment. Designed frequency synthesizer is consist of 2 modules of 6U size and generate L-band, C-band, Ku-band. The result of this study would enhance the design ability of RF module and help the frequency synthesizer design for SAR payload system.

Comparison on Various Acquisition Method for GPS L1 C/A (GPS L1 C/A 기반의 신호 획득부 구현 및 비교)

  • Park, Jiwoon;Yoo, Hoyoung
    • Journal of IKEEE
    • /
    • v.24 no.2
    • /
    • pp.649-653
    • /
    • 2020
  • GPS is a representative satellite navigation system that provides users with accurate location and time information. GPS L1 C / A is opened for civilian and thus utilized in various fields. When the satellite signal reaches the receiver, signal acquisition unit of the digital signal processing hardware searches and acquires the signal among visible satellites. The signal acquisition unit has different implementation methods depending on the signal searching method, such as serial search acquisition, parallel frequency search, parallel code phase search. In this paper, we compare and analyze the three representative acquisition hardwares using live GPS L1 C/A signals. According to the comparison, the parallel code phase search acquisition outperforms the other methods due to reduction of the number of the searchings and a high resolution.

Complementary Dual-Path Charge Pump with High Pumping Efficiency in Standard CMOS Logic Technology (상보형 전하이동 경로를 갖는 표준 CMOS 로직 공정용 고효율 전하펌프 회로)

  • Lee, Jung-Chan;Chung, Yeon-Bae
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.46 no.12
    • /
    • pp.80-86
    • /
    • 2009
  • In this paper, we present a new charge pump circuit feasible for the implementation with standard twin-well CMOS process technology. The proposed charge pump employs PMOS-switching dual charge-transfer paths and a simple two-phase clock. Since charge transfer switches are fully turned on during each half of clock cycle, they transfer charges completely from the present stage to the next stage without suffering threshold voltage drop. During one clock cycle, the pump transfers charges twice through two pumping paths which are operating alternately. The performance comparison by simulations and measurements demonstrates that the proposed charge pump exhibits the higher output voltage, the larger output current and a better power efficiency over the traditional twin-well charge pumps.

An Implementation of Knowledge-based BIM System for Representing Design Knowledge on Massing Calculation in Architectural Pre-Design Phase (건축기획 매스 규모산정의 설계지식 재현을 위한 지식기반 BIM 시스템 구현)

  • Lee, Byung-Soo;Ji, Seung-Yeul;Jun, Han-Jong
    • Korean Journal of Computational Design and Engineering
    • /
    • v.21 no.3
    • /
    • pp.252-266
    • /
    • 2016
  • An architectural pre-design, which is conducted prior to the architecture design, supports fundamental configuration during the entire AEC project by predicting the cost, demand, etc., of the building, and is therefore gaining importance. In particular, the massing calculation of the pre-design phase should be prioritized, as it is fundamental to architectural outline. However, most architects depend on only their experience and intuition while conceptualizing an integrated framework of design conditions, including the building code and requirements for the massing calculation of the object. Therefore, many difficulties arise in terms of performing appropriate tasks. Thus, the purpose of this study is to implement a knowledge-based BIM for explicitly representing the design knowledge, which is the basis of decision making for an architect while performing the massing calculation. In particular, the 3D knowledge relevant to a project can be provided and accumulated in the massing calculation by the BIM system; this facilitates an integral understanding. Consequently, the approximate result of massing calculation in 3D BIM environment, through both the knowledge-based BIM template and plug-in, can be swiftly provided to the architect. In addition, the architect can invent various alternatives, estimate resulting costs, and reuse the accumulated knowledge in future BIM design processes.

Implementation of Voltage Control Dielectric Resonator Oscillator for FMCW Radar (FMCW 레이더용 전압제어 유전체 발진기의 구현)

  • 안용복;박창현;김장구;조현식;강상록;한석균;최병하
    • Proceedings of the Korean Institute of Information and Commucation Sciences Conference
    • /
    • 2003.10a
    • /
    • pp.398-402
    • /
    • 2003
  • In this paper, a VCDRO(Voltage Control Dielectric Resonator Oscillator) applied to FMCW(Frequency Modulated Continuous Wave)Radar as stable source is implemented and constructed with a MESFET for low noise, a dielectric resonator of high frequency selectivity, and high Q varator diode to obtain a good phase noise performance and stable sweep characteristics. The designed circuits is simulated thrash harmonic balance simulation technique to provide the optimum performance. The measured result of a fabricated VCDRO shows that output is 2.22dBm at 12.05GHz, harmonic suppression -30dBc, phase noise -130dBc at 100kHz offset, and sweep range of varator diode $\pm$18.7MHz, respectively. This oscillator will be available to FMCW Radar.

  • PDF

A Survey of Game Mechanics Simulation Methods (게임 메카닉스 시뮬레이션 방법에 관한 조사연구)

  • Chang, Hee-Dong
    • The KIPS Transactions:PartA
    • /
    • v.12A no.5 s.95
    • /
    • pp.441-450
    • /
    • 2005
  • As game markets are rapidly growing, the cost and period of game development are both increasing. These imply that the game development projects require more professional management of the project. Game mechanics is an algorithm of the gameplay on a specific game-platform. Game mechanics is concentrated on engineering elements of the game and its quality should be continuously managed from the design phase to the implementation phase. In the design phase, useful methods that can analyze the quality of game mechanics are the simulations. There are several simulation methods of the game mechanics but each method has limited use range because of its characteristics. In this Paper, we survey the game mechanics simulation methods and analyze the characteristics of each method. By the analyzed results, the Petri net model simulation method is good for analyzing total quality of no-error, optimization, and play-balance of the game mechanics but others are not.

Selective Harmonic Elimination in Multi-level Inverters with Series-Connected Transformers with Equal Power Ratings

  • Moussa, Mona Fouad;Dessouky, Yasser Gaber
    • Journal of Power Electronics
    • /
    • v.16 no.2
    • /
    • pp.464-472
    • /
    • 2016
  • This study applies the selective harmonic elimination (SHE) technique to design and operate a regulated AC/DC/AC power supply suitable for maritime military applications and underground trains. The input is a single 50/60 Hz AC voltage, and the output is a 400 Hz regulated voltage. The switching angles for a multi-level inverter and transformer turns ratio are determined to operate with special connected transformers with equal power ratings and produce an almost sinusoidal current. As a result of its capability of directly controlling harmonics, the SHE technique is applicable to apparatus with congenital immunity to specific harmonics, such as series-connected transformers, which are specially designed to equally share the total load power. In the present work, a single-phase 50/60 Hz input source is rectified via a semi-controlled bridge rectifier to control DC voltage levels and thereby regulate the output load voltage at a constant level. The DC-rectified voltage then supplies six single-phase quazi-square H-bridge inverters, each of which supplies the primary of a single-phase transformer. The secondaries of the six transformers are connected in series. Through off-line calculation, the switching angles of the six inverters and the turns ratios of the six transformers are designed to ensure equal power distribution for the transformers. The SHE technique is also employed to eliminate the higher-order harmonics of the output voltage. A digital implementation is carried out to determine the switching angles. Theoretical results are demonstrated, and a scaled-down experimental 600 VA prototype is built to verify the validity of the proposed system.