• Proceedings of the IEEK Conference
• /
• 1998.06a
• /
• pp.339-342
• /
• 1998

Plasma etching of photoresist needs high etch rate, good uniformity and rae, good uniformity and low damage in low cost. ICP asher is expected to satisfy these requriement for next eneration semiconductor devices. ICPsimulator has been used to design the ashing chamber to redcue the development time and cost, and its results have been verified by QMS, OES and langmuir probe measurments. Plasma characteristics are monitored in terms of RF power and chamber pressure.

• Proceedings of the Optical Society of Korea Conference
• /
• 2007.07a
• /
• pp.319-320
• /
• 2007

We report on the fabrication of two-dimensional Silicon On Insulator (SOI) photonic crystal (PhC) superprism. To optimize the design of 2-D SOI PhC superprism, the photonic band structures (TE-polarization) for triangular lattices and the dispersion surfaces were calculated and analyzed by the plane wave expansion method. Dense 2-D SOI PhC superprism nanostructures with taper input and output waveguide microstructures were successfully fabricated by nanoimprint lithography, followed by inductively coupled plasma (ICP) etching.

• Proceedings of the Korean Institute of Surface Engineering Conference
• /
• 2006.10a
• /
• pp.76-76
• /
• 2006

• Proceedings of the Korean Vacuum Society Conference
• /
• 2000.02a
• /
• pp.181-181
• /
• 2000

최근 반도체 공정에 있어 0.2$\mu\textrm{m}$ 이하의 미세 공정에 필요해짐에 따라 plasma를 이용한 공정이 필요하게 되었다. 그러나 ICP를 이용하여 SiO2를 etching 할 경우, SiO2/Si 선택비를 높이기 우해 전자 온도 제어가 필요하다. grid를 이용하여 전자 온도를 제어할 경우 plasma potential이 plasma 변수 제어에 중요한 역할을 하게 된다. 이번 실험에서는 grid를 이용하여 plasma potential를 변화시켜 주면서 생기는 플라즈마 변수 변화에 대해 연구하였다.

• Proceedings of the Korean Society Of Semiconductor Equipment Technology
• /
• 2005.09a
• /
• pp.59-62
• /
• 2005

백색 LED 램프를 제조하는 공정에서 램프간의 전기적 개방상태의 절연상태를 유지하기 위해 사파이어 기판 위에 성장된 GaN 계 반도체 에피박막층을 제거하기 위해 유도 결합형 플라즈마 식각 공정을 이용하였다. 4 미크론의 두께를 갖는 GaN 층을 식각하는데 있어 식각 방지 마스킹 물질로 포토레지스트, $SiO_2,\;Si_{3}N_4$ 및 $Al_{2}O_3$를 시험하였다. 동일한 전력 및 가스유량상태에서 $Al_{2}O_3$만 에피층을 보호할 수 있음을 확인하였다.

• Journal of the Semiconductor & Display Technology
• /
• v.21 no.3
• /
• pp.57-62
• /
• 2022

The plasma resistance of multi-component glasses containing La, Gd, Ti, Zn, Y, Zr, Nb, and Ta was analyzed in this study. The plasma etching was performed via inductively coupled plasma-reactive ion etching (ICP-RIE) using CF₄/O₂/Ar mixed gas. After the reaction, the glass with a low fluoride sublimation temperature and high content of P, Si, and Ti elements showed a high etching rate. On the other hand, the glass containing a high fluoride sublimation temperature component such as Ca, La, Gd, Y, and Zr exhibited high plasma resistance because the etch rate was lower than that of sapphire. Glass with low plasma resistance increased surface roughness after etching or nanoholes were formed on the surface, but glass with high plasma resistance showed little change in surface microstructure. Thus, the results of this study demonstrate the potential for the development of plasma-resistant glasses (PRGs) with other compositions besides alumino-silicate glasses, which are conventionally referred to as plasma-resistant glasses.

• Journal of the Microelectronics and Packaging Society
• /
• v.8 no.3
• /
• pp.49-53
• /
• 2001

Vortical etching experiments of ($SrBi_2Ta_2O_9$)/Si thin films have been performed by using the inductively coupled plasma reactive ion etching (ICP-ME) apparatus. The purposes of these experiments are to get the effective area of vertical surface. Because this technology is very important to get good qualities of ferroelectric gate structure, capacitor and the minimum parasitic effects related to the excellent performances of the FRAM (Ferroelectric Random Access Memory) device. The reacting gases were Ar and $Cl_2$gases, and various $Ar/C1_2$flow ratios were used. The etching experiments were carried out at various RF powers such as 700, 700, 500W and at various DC powers such as 200, 150, 100, 50W, respectively. The maximum etch rate of $SrBi_2Ta_2O_9$/Si thin films was 1050 A/min at the $Ar/C1_2$ gas ratio of 20/16, RF power of 700 W and DC power of 200 W. From the SEM (scanning electron microscopy) image of the SBT thin films, the wall angle was as good as about $82^{\circ}$.

• Proceedings of the Korean Vacuum Society Conference
• /
• 2013.08a
• /
• pp.221-221
• /
• 2013

Vertical LED (VLED) has been recognized as a way to obtain the high-power LED due to their advantages [1]. However, approximately 4% of the light generated from the active region is extracted, if the light extraction from side walls and back side is neglected because of Fresnel reflection (FR) and total internal reflection (TIR) [2,3]. In this study, the optical simulation of the VLED with the various microstructures was performed. Among them, the microlens having the diameter of 3 ${\mu}m$ and the height of 1.5 ${\mu}m$ shown the best result was chosen, and then, optimized microlens was formed on a GaN template using conventional semiconductor process. Various microstructures were proposed to improve the light extraction efficiency (LEE) of the VLED for the simulation. The LEE was simulated using LightTools based on a Monte Carlo ray tracing. The microstructures with hemisphere, cone, truncated and cylinder pattern having diameter of 3 ${\mu}m$ were employed on the top layer of the VLED respectively. The improvement of the LEE by using the microstructure is 87% for the hemisphere, 77% for the cone, 53% for the truncated, 21% for the cylinder, compared with the LEE of the flat surface at the reflectance of 85%. The LEE was increased by 88% at the height of 1.5 ${\mu}m$, compared with the LEE of the flat surface. We found that the microlens on the top layer is the most suitable for increasing the LEE. In order to apply the proposed microlens on n-GaN surface, we fabricated microlens on a GaN template. A photoresist array having hexagonal-closed packed microlens was fabricated on the GaN template. Then, optimization of etching the GaN template was performed using a dry etching process with ICP-RIE. The dry etching carried out using a gas mixture of Cl2 and Ar, each having a flow rate of 16 sccm and 10 sccm, respectively with RF power of 50 W, ICP power of 900 W and chamber pressure of 2 mTorr was the optimum etching condition as shown in Fig. 2(a).

• Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
• /
• 2009.11a
• /
• pp.67-67
• /
• 2009

Due to the scaling down of the dielectrics thickness, the leakage currents arising from electron tunneling through the dielectrics has become the major technical barrier. Thus, much works has focused on the development of high k dielectrics in both cases of memories and CMOS fields. Among the high-k materials, $Al_2O_3$ considered as good candidate has been attracting much attentions, which own some good properties as high dielectric constant k value (~9), a high bandgap (~2eV) and elevated crystallization temperature, etc. Due to the easy control of ion energy and flux, low ownership and simple structure of the inductively coupled plasma (ICP), we chose it for high-density plasma in our study. And the $BCl_3$ was included in the gas due to the effective extraction of oxygen in the form of BClxOy compound. In this study, the etch characteristic of ALD deposited $Al_2O_3$ thin film was investigated in $BCl_3/N_2$ plasma. The experiment were performed by comparing etch rates and selectivity of $Al_2O_3$ over $SiO_2$ as functions of the input plasma parameters such as gas mixing ratio, DC-bias voltage and RF power and process pressure. The maximum etch rate was obtained under 15 mTorr process perssure, 700 W RF power, $BCl_3$(6 sccm)/$N_2$(14 sccm) plasma, and the highest etch selectivity was 1.9. We used the x-ray photoelectron spectroscopy (XPS) to investigate the chemical reactions on the etched surface. The Auger electron spectroscopy (AES) was used for elemental analysis of etched surface.

• Journal of the Korean Institute of Electrical and Electronic Material Engineers
• /
• v.14 no.10
• /
• pp.785-791
• /
• 2001

High dielectric (Ba, Sr) TiO$_3$ thin films were etched in an inductively coupled plasma (ICP) as a function of Cl$_2$/Ar mixing ration. Under Cl$_2$(20)/Ar(80), the maximum etch rate of the BST films was 400 $\AA$/mim and selectivities of BST to Pt and PR were obtained 0.4 and 0.2, respectively. Etching products were redeposited on the surface of BST and resulted in varying the nature of crystallinity. Therefore, we investigated the etched surface of BST by x-ray photoelectron spectroscopy (XPS) atomic force microscopy (AFM) and x-ray diffraction (XRD). From the result of XPS analysis, we found that residues of Ba-Cl and Ti-Cl bonds remained on the surface of the etched BST for high boiling point. The morphology of the etched surfact was analyzed by AFM. A smoothsurface(roughness ~2.8nm) ws observed under Cl$_2$(20)/Ar(80), rf power of 600 W, dc bias voltage of -250 V and pressure of 10 mTorr. This changed the nature of the crystallinity of BST. From the result of XRD analysis, the crystallinities of the etched BST film under Ar only and Cl$_2$(20)/Ar(80) were maintained as similar to as-deposited BST. However, intensity of BST(100) orientation under Cl$_2$ only plasma was abruptly decreased. This indicated that CI compounds were redeposited on the etched BST surface and resulted in changed of the crystallinity of BST during the etch process.