• The Journal of Korean Institute of Electromagnetic Engineering and Science
• /
• v.18 no.4 s.119
• /
• pp.364-371
• /
• 2007

In this paper, the design and implementation of high-power PIN diode switch modules and high-speed switch driver circuits are presented for Wibro base stations. To prevent isolation degradation due to parasitic inductances of conventional packaged PIN diodes and to improve power handling capabilities of the switch modules, bare diode chips are used and carefully placed in a PCB layout, which makes bonding wire inductances to be absorbed in the impedance of a transmission line. The switch module is designed and implemented to have a maximum performance while using a minimum number of the diodes. It shows an insertion loss of ${\sim}0.84\;dB$ and isolation of 80 dB or more at 2.35 GHz. The switch driver circuit is also fabricated and measured to have a switching speed of ${\sim}200\;nsec$. The power handling capability test demonstrates that the module operates normally even under a digitally modulated 70 W RF signal stress.

• 연구논문집
• /
• s.29
• /
• pp.57-67
• /
• 1999

This paper presents the status quo of the development of a piecewise bendable switch system for the urban transit MagLev. MagLev system as well as railroad requires switch systems to reach its destination. Requirements of the switch system for commercial lines are high speed operation satisfying about 2-3 minute headway and system reliability, etc. Parallel moving type switch system was installed on the test track of urban transit MagLev in KIMM. In this system, switch operation from one position to another can be done in about 90 seconds. Therefore, we concluded that this system can not satisfy the headway for the commercial lines. We decided to develop a high speed piecewise bendable switch system in which switching can be done in 20 seconds. Designed switch system is very complicated in view of operating mechanism. It consists of 11 segmented girder beams driven by hydraulic cylinders. To gain the idea of a piecewise bendable switch system, we manufactured and tested a 1/5 scale switch model. We are going to construct a full scale piecewise bendable switch system next year.

• Proceedings of the IEEK Conference
• /
• 2000.11a
• /
• pp.267-270
• /
• 2000

In this paper, we consider the simple redundant structures with the function of hardware based active/standby control. The system includes two switch modules. The switch module is connected to a data bus, but only the active switch module has control of the data bus. The standby unit takes over the function of the active unit when the active unit failure or mode command are asserted. And this paper illustrate the high-speed router system and the overall redundant system architecture. The proposed redundant architecture for 80G Router system is verified and implemented with experiment.

• Proceedings of the KSR Conference
• /
• 2008.11b
• /
• pp.985-992
• /
• 2008

A turnout system which permits trains to pass from one track to another is a combination of the switch, the crossing, lead rails which are necessary to connect the switch and the crossing, two guard rails and a switch machine for operating the switch. A turnout is the sole moving part among the railway components and has complex configuration, so the safety has always been raised an issue. In Korea, it is planned to adopt the high speed tilting train, which operates at the maximum speed of 180km/h, at conventional lines by the year of 2010. However, for the application of the tilting train to conventional lines, it is prerequisite to establish a stable turnout system allowing the tilting train to pass through it without reducing speed. Therefore, the improved turnout system for the speed-up of conventional lines has been developed and the prototype of the turnout system has been constructed. In this study, evaluation of noise characteristics around the improved turnout system was performed through the field measurements. Field measurements of noise around the conventional and the high-speed turnout system were also carried out for the comparison.

• Journal of KIISE:Computer Systems and Theory
• /
• v.27 no.3
• /
• pp.277-286
• /
• 2000

Switch-based network is suitable for the environment of demanding high performance network. Traditional shared-medium Local Area Networks(LANs) do not provide sufficient throughput and latency. Specially, communication performance is more important with multimedia application. In these environments, switch-based network results in high performance. A kind of switch-based network provides higher bandwidth and low latency. Thus high-speed switch is essential to build switch-based LANs. An effective switch design is the most important factor of the switch-based network performance, and is required for the multicast message processing. In the previous cut-through switching technique, switch element reconfiguration has the capability of multicasting and deadlock-free. However, it has problems of low throughput as well as large scale of switch. Therfore, effective multicating can be implemented by using divided hardware unicast and multicast. The objective of this thesis is to suggest switch configuration with these features.

• Journal of the Institute of Electronics Engineers of Korea SD
• /
• v.37 no.7
• /
• pp.50-57
• /
• 2000

We propose a logic synthesis algorithm for the design of FPGAs operating at high speed. FPGA is a novel technology that provides programmability in the field. Because of short turnaround time and low manufacturing cost, FPGA has been noticed as an ideal device for system prototyping. Despite these merits, FPGA has drawbacks, namely low integration and long delay time comparing to ASIC. The proposed algorithm partitions a given circuit into subcircuits utilizing a kernel divisor such that the subcircuits can be performed at the same time, hence reducing the delay of the circuit. Experimental results on the MCNC benchmark show that the proposed algorithm is effective by generating circuits having 19.1% les delay on average, when compared to the FlowMap algorithm.

• Proceedings of the KSR Conference
• /
• 2008.11b
• /
• pp.1000-1005
• /
• 2008

A turnout system which permits trains to pass from one track to another is a combination of the switch, the crossing, lead rails which are necessary to connect the switch and the crossing, two guard rails and switch machines for operating the switch. A turnout is the sole moving part among the railway components and has complex configuration, so the safety has always been raised an issue. In Korea, it is planned to adopt the high speed tilting train, which operates at the maximum speed of 180km/h, at conventional lines. However, for the application of the tilting train to conventional lines, it is prerequisite to establish a stable turnout system allowing the tilting train to pass through it without reducing speed. Therefor, the improved turnout system for the speed-up of conventional lines has been developed and the prototype of the turnout system has been constructed. In this study, evaluation of Vibration characteristics around the improved turnout system was performed through the field measurements. Field measurements of Vibration around the conventional and the high-speed turnout system were also carried out for the comparison.

• Proceedings of the IEEK Conference
• /
• 1998.10a
• /
• pp.289-440
• /
• 1998

This paper describes an interconnection network structure which transports information among processors through a high speed ATM switch. To efficiently use the high speed ATM switch for the message-based multiprocessor, we implemented the cell router that performs multiplexing and demultiplexing of cells from/to processors. In this system, we use the expanded internal cell format including 3bytes for switch routing information. This interconnection network has 3 stage routing strategies: ATM switch routing using switch routing information, cell router routing using a virtual path identifier (VPI) and cell reassembly routing using a virtual channel indentifier (VCI). The interconnection network consists of the NxN folded switch and N cell routers with the M processor interface. Therefore, the maximum number of NxM processors can be interconnected for message communication. This interconnection network using the ATM switch makes a significant improvement in terms of message passing latency and scalability. Additionally, we evaluated the transmission overhead in this interconnection network using ATM switch.

• Proceedings of the Korean Institute of Information and Commucation Sciences Conference
• /
• 2002.05a
• /
• pp.264-267
• /
• 2002

This paper presents the design of a pipelined virtual output queue routing engine for an advanced input-queued ATM switch, which has a serial cross bar structure. The proposed routing engine has been designed for wire-speed routing with a pipelined buffer management. It provides the tolerance of requests and grants data transmission latency between the routing engine and central arbiter using a new request control method that is based on a high-speed shifter. The designed routing engine has been implemented in a field programmable gate array (FPGA) chip with a 77MHz operating frequency, 16$\times$16 switch size, and 2.5Gbps/port speed.

• Journal of the Institute of Electronics Engineers of Korea TC
• /
• v.37 no.9
• /
• pp.24-29
• /
• 2000

As a result of the continuing increase in the high capacity and high speed requirement, ATM will be important technology. But previous AAL type cant support service that is variable length, low speed. So AAL2 is the most recently standardized AAL type, which is aimed at providing for the bandwidth efficient transmission of low-rate, short, and variable length packets in delay-sensitive applications. In this paper, we propose the architecture and the behavior of scalable AAL2 switch that are far different from ATM switch. Also, the performance of the designed switch is analyzed by computer simulation.