• 한국전기전자재료학회논문지
• /
• 제11권4호
• /
• pp.261-266
• /
• 1998

In developing the high density memory device, the etching of fine pattern is becoming increasingly important. Therefore, definition of ultra fine line and space pattern and minimization of damage and contamination are essential process. Also, the high density plasma in low operating pressure is necessary. The candidates of high density plasma sources are electron cyclotron resonance plasma, helicon wave plasma, helical resonator, and inductively coupled plasma. In this study, planar type magnetized inductively coupled plasma etcher has been built. The density and temperature of Ar plasma are measured as a function of rf power, flow rate, external magnetic field, and pressure. The oxide etch rate and selectivity to polysilicon are measured as the above mentioned conditions and self-bias voltage.

• 한국전기전자재료학회:학술대회논문집
• /
• 한국전기전자재료학회 2000년도 춘계학술대회 논문집 전자세라믹스 센서 및 박막재료 반도체재료 일렉트렛트 및 응용기술
• /
• pp.43-46
• /
• 2000

In this paper, the stress and transient currents associated with the on and off time of applied voltage were used to measure the density and distribution of high voltage stress induced traps in thin silicon oxide films. The transient currents were due to the discharging of traps generated by high stress voltage in the silicon oxides. The trap distributions were relatively uniform near both cathode and anode interface. The trap densities were dependent on the stress polarity. The stress generated trap distributions were relatively uniform the order of $10^{11}\sim10^{21}$[states/eV/$cm^2$] after a stress. The trap densities at the oxide silicon interface after high stress voltages were in the $10^{10}\sim10^{13}$[states/eV/$cm^2$]. It appear that the stress and transient current that flowed when the stress voltage were applied to the oxide was caused by carriers tunneling through the silicon oxide by the high voltage stress generated traps.

• 대한전자공학회논문지TE
• /
• 제37권2호
• /
• pp.17-24
• /
• 2000

In this paper, the stress and transient currents associated with the on and off time of applied voltage were used to measure the density and distribution of high voltage stress induced traps in thin silicon oxide films. The transient currents were due to the discharging of traps generated by high stress voltage in the silicon oxides. The trap distributions were relatively uniform new both cathode and anode interface. The trap densities were dependent on the stress polarity. The stress generated trap distributions were relatively uniform the order of 1011~1021[states/eV/cm2] after a stress voltage. It appear that the stress and transient current that flowed when the stress voltage were applied to the oxide was caused by carriers tunneling through the silicon oxide by the high voltage stress generated traps.

• 한국진공학회지
• /
• 제4권S2호
• /
• pp.156-162
• /
• 1995

For a stimulating neural electrode, the charge density should be as large as possible to provide adequate stimulation of the nervous system while allowing for miniaturization of the electrode. Since iridium oxide is able to produce high charge densities while preventing undesirable reactions due to charge storage, it has become a promising material for neural prostheses. Successful production of stable Ir and Ir oxide films on various substrates now limits the use of this material. Ir was deposited on two differently prepared surface of (mirror finish, passivation) surgical Ti-6AI-4V with several methods. Ion beam mixing of sputter deposited Ir films on passivated Ti-6AI-4V produced stable and good adherent Ir films. It was found that the increase in charge density of pure Ir on continuous cyclingis due to the accumulation of the oxide phase ( associated with a large surface area) in which the valence state of iridium changes and the double-layer capacitance increases. This study also showed that the double layer capacitance is equally or even more responsible for the high charge density of anodically formed Ir oxide.

• 대한전기학회논문지:전기물성ㆍ응용부문C
• /
• 제52권10호
• /
• pp.451-457
• /
• 2003

The silicon wafer is stable status at room temperature, but it is weak at high temperatures which is necessary for it to be fabricated into a power semiconductor device. During thermal diffusion processing, a high temperature produces a variety thermal stress to the wafer, resulting in device failure mode which can cause unwanted oxide charge or some defect. This disrupts the silicon crystal structure and permanently degrades the electrical and physical characteristics of the wafer. In this paper, the electrical characteristics of a single oxide layer due to high temperature diffusion process, wafer resistivity and thickness of polyback was researched. The oxide quality was examined through capacitance-voltage characteristics, defect density and BMD(Bulk Micro Defect) density. It will describe the capacitance-voltage characteristics of the single oxide layer by semiconductor process and device simulation.

• 한국진공학회지
• /
• 제1권1호
• /
• pp.190-197
• /
• 1992

In this study we have investigated physical and electrical properties of high temperature oxide (HTO) thin film using dichlorosilane (DCS) gas. This film had low etch rate and excellent step coverage, and its characteristics of Si-O bond were similar to those of thermal oxide. I-V curves also showed similar electrical properties to those of thermally grown oxide (SiO2) while time dependent dielectric breakdown (TDDB) results revealed 1/4 value of thermal oxide. However, defect density was measured to be much lower value than that of thermal oxide.

• 한국위성정보통신학회논문지
• /
• 제10권2호
• /
• pp.90-94
• /
• 2015

본 연구에서는 Solution Process를 적용한 Strontium Oxide를 배향막으로 사용한 경우의 액정배향 특성에 대해서 연구하였다. Stronium Oxide 는 High K 물질로 배향막으로 사용할 경우 임계치 전압을 효율적으로 조절할 수 있는 장점이 있으나, 액정분자와의 배향에 관한 상호관계에 대해서는 많은 연구가 진행되지 않았었다. 0.1~0.4 Mol 롤 농도를 조절한 Strontium Oxide를 Solution Process 로 배향막으로서 제조함으로써, 보다 생산성이 좋은 방법을 제시할 수 있었으며, 재료가 갖는 우수한 특성을 반영한 액정디스플레이의 제조가 가능하였다. 샘플 측정결과 1.447~1.613V 의 임계치 전압특성을 보여주어 기존의 방법으로 제조된 액정디스플레 이와 동등 혹은 우월한 특성을 갖고 있음을 알 수 있었다.

• 한국진공학회:학술대회논문집
• /
• 한국진공학회 2012년도 제43회 하계 정기 학술대회 초록집
• /
• pp.253-253
• /
• 2012

Low temperature SiOx film process has being required for both silicon and oxide (IGZO) based low temperature thin film transistor (TFT) for application of flexible display. In recent decades, from low density and high pressure such as capacitively coupled plasma (CCP) type plasma enhanced chemical vapor deposition (PECVD) to the high density plasma and low pressure such as inductively coupled plasma (ICP) and electron cyclotron resonance (ECR) have been used to researching to obtain high quality silicon oxide (SiOx) thin film at low temperature. However, these plasma deposition devices have limitation of controllability of process condition because process parameters of plasma deposition such as RF power, working pressure and gas ratio influence each other on plasma conditions which non-leanly influence depositing thin film. In compared to these plasma deposition devices, neutral beam assisted chemical vapor deposition (NBaCVD) has advantage of independence of control parameters. The energy of neutral beam (NB) can be controlled independently of other process conditions. In this manner, we obtained NB dependent high crystallized intrinsic and doped silicon thin film at low temperature in our another papers. We examine the properties of the low temperature processed silicon oxide thin films which are fabricated by the NBaCVD. NBaCVD deposition system consists of the internal inductively coupled plasma (ICP) antenna and the reflector. Internal ICP antenna generates high density plasma and reflector generates NB by auger recombination of ions at the surface of metal reflector. During deposition of silicon oxide thin film by using the NBaCVD process with a tungsten reflector, the energetic Neutral Beam (NB) that controlled by the reflector bias believed to help surface reaction. Electrical and structural properties of the silicon oxide are changed by the reflector bias, effectively. We measured the breakdown field and structure property of the Si oxide thin film by analysis of I-V, C-V and FTIR measurement.

• 대한전기학회논문지:전기물성ㆍ응용부문C
• /
• 제48권5호
• /
• pp.309-314
• /
• 1999

The magnetized helical resonator plasma etcher has been built. Electron density and temperature were measured as functions of rf source power, axial magnetic field, and pressure. The results show electron density increases as the magnetic field increases and reached $2\times1012cm^{-3}$,/TEX>. The oxide etch rate and selectivity to polysilicon were investigated as the above mentioned conditions and self-bias voltage. We can obtain the much improved oxide etch selectivity to polysilicon (60 : 1) by applying the external axial weak magnetic field in magnetized helical resonator plasma etcher.

• 한국결정성장학회지
• /
• 제10권6호
• /
• pp.412-417
• /
• 2000

High electric field stressed trap distributions were investigated in the thin silicon oxide of polycrystalline silicon gate metal oxide semiconductor capacitors. The transient currents associated with the off time of stressed voltage were used to measure the density and distribution of high voltage stress induced traps. The transient currents were due to the discharging of traps generated by high stress voltage in the silicon oxides. The trap distributions were relatively uniform near both cathode and anode interface in polycrystalline silicon gate metal oxide semiconductor devices. The stress generated trap distributions were relatively uniform the order of $10^{11}$~$10^{12}$ [states/eV/$\textrm{cm}^2$] after a stress. The trap densities at the oxide silicon interface after high stress voltages were in the $10^{10}$~$10^{13}$ [states/eV/$\textrm{cm}^2$]. It was appeared that the transient current that flowed when the stress voltages were applied to the oxide was caused by carriers tunneling through the silicon oxide by the high voltage stress generated traps.