• 제목/요약/키워드: High Voltage TFT

검색결과 142건 처리시간 0.034초

TFT-LCD BLU용 고압 케이블의 재료특성 및 제조공정 개선을 통한 성능 향상 (Evaluation in Performance of High Voltage Cable for BLU of TFT-LCD by Improvement for Material and Manufactured Process)

  • 정진도;김재훈;구경완;황승민
    • 전기학회논문지P
    • /
    • 제58권4호
    • /
    • pp.495-498
    • /
    • 2009
  • To improve the efficiency of the high voltage cable for BLU(backlight unit) of TFT-LCD(Thin Film Transistor-Liquid Crystal Display), the analysis for the trial products(UL3239, UL3633) is conducted by using SEM(scanning electron microscope) and EDX(Energy Dispersive X-ray Spectroscopy). The result that it is possible to accumulate the know-how to about stranding pitch through effective improvement of stranding process. The troubles which are the badness of withstanding voltage and tensile strength etc. are solved by development of excellent material. Furthermore, phenomenon of conductor unfasten in the harness work is solved by improvement of the stranding wire process.

TFT-LCD 공통 전극 전압 분포에 따른 화소 특성 시뮬레이션 (Simulations of Effects of Common Electrode Voltage Distributions on Pixel Characteristics in TFT -LCD)

  • 김태형;박재우;김진홍;최종선
    • 한국전기전자재료학회:학술대회논문집
    • /
    • 한국전기전자재료학회 2000년도 춘계학술대회 논문집 디스플레이 광소자 분야
    • /
    • pp.165-168
    • /
    • 2000
  • An active-matrix LCD using thin film transistors (TFT) has been widely recognized as having potential for high-quality color fiat-panel displays. Pixel-Design Array Simulation Tool (PDAST) was used to profoundly understand the gate signal distortion and pixel charging capability, which are the most critical limiting factors for high-quality TFT-LCDs. In addition, PDAST can estimate voltage distributions in common electrode which can affect pixel voltage and feed-through voltage. Since PDAST can simulate the gate, data and the pixel voltages of a certain pixel on TFT array at any time and at any location on an array, the effect of common electrode voltage can be effectively analyzed. The information obtained from this study could be utilized to design the larger area and finer image quality panel.

  • PDF

저온제작 Poly-Si TFT′s의 누설전류 (Leakage Current Low-Temperature Processed Poly-Si TFT′s)

  • 진교원;이진민;김동진;김영호
    • 한국전기전자재료학회:학술대회논문집
    • /
    • 한국전기전자재료학회 1996년도 춘계학술대회 논문집
    • /
    • pp.90-93
    • /
    • 1996
  • The conduction mechanisms of the off-current in low temperature ($\leq$600$^{\circ}C$) processed polycrystalline silicon thin film transistors (LTP poly-Si TFT's) has been systematically studied. Especially, the temperature and bias dependence of the off-current between unpassivated and passivated poly-Si TFT's was investigated and compared. The off-current of unpassivated poly-Si TFT's is due to a resistive current at low gate and drain voltage, thermal emission current at high gate, low drain voltage, and field enhanced thermal emission current in the depletion region near the drain at high gate and drain voltage. After hydrogenation, it was observed that the off-currents were remarkably reduced by plasma-hydrogenation. It was also observed that the off-currents of the passivated poly-Si TFT's are more critically dependent on temperature rather than electric field.

  • PDF

플라즈마 CVD에 의한 고전압 비정질 실리콘 박막 트랜지스터의 제작 (Fabrication of High Voltage a-Si:H TFT Plasma Chemical Vapor Deposition)

  • Lee, Woo-Sun;Kang, Young-Chul;Kim, Hyung-Gon
    • 대한전기학회논문지
    • /
    • 제43권2호
    • /
    • pp.312-317
    • /
    • 1994
  • We studied the fabrication and electrical characteristics of high voltage hydrogenerated amorphous silicon thin film transistor using plasma enchanced chemical vapor deposition(PECVD). The device shows 2500${\AA}$ SiOS12T, 400-1500${\AA}$ a-Si tickness, 350V output voltage and 9.55${\times}$10S04T average on/off current ratio. We found that the leakage current of high voltage TFT occurred 0-70V drain voltage. As the leakage current depend on the a-Si thickness, the leakage current of high voltage TFT decreased by reduction of the a-Si thickness.

CVD증착에 의한 인버티드 스태거형 TFT의 전압 전류 특성 (Current and voltage characteristics of inverted staggered type amorphous silicon thin film transistor by chemical vapour deposition)

  • 이우선;박진성;이종국
    • E2M - 전기 전자와 첨단 소재
    • /
    • 제9권10호
    • /
    • pp.1008-1012
    • /
    • 1996
  • I-V, C-V characteristics of inverted staggered type hydrogenerated amorphous silicon thin film transistor(a-Si:H TFT) was studied and experimentally verified. The results show that the log-log plot of drain current increased by voltage increase. The saturated drain current of DC output characteristics increased at a fixed gate voltage. According to the increase of gate voltage, activation energy of electron and the increasing width of Id at high voltage were decreased. Id saturation current saturated at high Vd over 4.5V, Vg-ld hysteresis characteristic curves occurred between -15V and 15V of Vg. Hysteresis current decreased at low voltage of -15V and increased at high voltage of 15V.

  • PDF

SOI 웨이퍼를 이용한 Top emission 방식 AMOLEDs의 스위칭 소자용 단결정 실리콘 트랜지스터 (Single Crystal Silicon Thin Film Transistor using 501 Wafer for the Switching Device of Top Emission Type AMOLEDs)

  • 장재원;김훈;신경식;김재경;주병권
    • 한국전기전자재료학회논문지
    • /
    • 제16권4호
    • /
    • pp.292-297
    • /
    • 2003
  • We fabricated a single crystal silicon thin film transistor for active matrix organic light emitting displays(AMOLEDs) using silicon on insulator wafer (SOI wafer). Poly crystal silicon thin film transistor(poly-Si TFT) Is actively researched and developed nowsdays for a pixel switching devices of AMOLEDs. However, poly-Si TFT has some disadvantages such as high off-state leakage currents and low field-effect mobility due to a trap of grain boundary in active channel. While single crystal silicon TFT has many advantages such as high field effect mobility, low off-state leakage currents, low power consumption because of the low threshold voltage and simultaneous integration of driving ICs on a substrate. In our experiment, we compared the property of poly-Si TFT with that of SOI TFT. Poly-Si TFT exhibited a field effect mobility of 34 $\textrm{cm}^2$/Vs, an off-state leakage current of about l${\times}$10$\^$-9/ A at the gate voltage of 10 V, a subthreshold slope of 0.5 V/dec and on/off ratio of 10$\^$-4/, a threshold voltage of 7.8 V. Otherwise, single crystal silicon TFT on SOI wafer exhibited a field effect mobility of 750 $\textrm{cm}^2$/Vs, an off-state leakage current of about 1${\times}$10$\^$-10/ A at the gate voltage of 10 V, a subthreshold slope of 0.59 V/dec and on/off ratio of 10$\^$7/, a threshold voltage of 6.75 V. So, we observed that the properties of single crystal silicon TFT using SOI wafer are better than those of Poly Si TFT. For the pixel driver in AMOLEDs, the best suitable pixel driver is single crystal silicon TFT using SOI wafer.

방전 플라즈마 CVD에 의한 전력용 고합 TFT의 개발 (Development of High Voltage TFT by Discharge Plasma Chemical Vapor Depoisition)

  • 이우선;강용철;김병인;양태환;정해인;정용호
    • 한국전기전자재료학회:학술대회논문집
    • /
    • 한국전기전자재료학회 1993년도 춘계학술대회 논문집
    • /
    • pp.137-141
    • /
    • 1993
  • We studied the fabrication and electrical characteristics of high voltage hydrogenerated amorphous silicon thin film transistor using glow discharge plasma enchanced chemical vapor deposition (GDPECVD) with $2500{\AA}\;SiO_2$, $400-1500{\AA}$ a-Si thickness, 350V output voltage, 100V input voltaege, and $9.55{\times}10^4$ average on/off ratio. We found that leakage current of high voltage TFT occured 0-70V drain voltage.

  • PDF

p-채널 다결정 실리콘 박막 트랜지스터의 문턱전압 변동을 보상할 수 있는 5-TFT OLED 화소회로 (5-TFT OLED Pixel Circuit Compensating Threshold Voltage Variation of p-channel Poly-Si TFTs)

  • 정훈주
    • 한국전자통신학회논문지
    • /
    • 제9권3호
    • /
    • pp.279-284
    • /
    • 2014
  • 본 논문에서는 p-채널 저온 다결정 실리콘 박막 트랜지스터의 문턱전압 변동을 보상할 수 있는 새로운 OLED 화소회로를 제안하였다. 제안한 5-TFT OLED 화소회로는 4개의 스위칭 박막 트랜지스터, 1개의 OLED 구동 박막 트랜지스터 및 1개의 정전용량으로 구성되어 있다. 제안한 화소회로의 한 프레임은 초기화 구간, 문턱전압 감지 및 데이터 기입 구간, 데이터 유지 구간 및 발광 구간으로 나누어진다. SmartSpice 시뮬레이션 결과, 구동 트랜지스터의 문턱전압이 ${\pm}0.25V$ 변동 시 최대 OLED 전류의 오차율은 -4.06%이였고 구동 트랜지스터의 문턱전압이 ${\pm}0.50V$ 변동 시 최대 OLED 전류의 오차율은 9.74%였다. 따라서 제안한 5T1C 화소회로는 p-채널 다결정 실리콘 박막 트랜지스터의 문턱전압 변동에 둔감하여 균일한 OLED 전류를 공급함을 확인하였다.

A novel integrated a-Si:H gate driver

  • Lee, Jung-Woo;Hong, Hyun-Seok;Lee, Eung-Sang;Lee, Jung-Young;Yi, Jun-Shin;Bae, Byung-Seong
    • 한국정보디스플레이학회:학술대회논문집
    • /
    • 한국정보디스플레이학회 2007년도 7th International Meeting on Information Display 제7권2호
    • /
    • pp.1176-1178
    • /
    • 2007
  • A novel integrated a-Si:H gate driver with high reliability has been designed and simulated. Since the a-Si:H TFT is easily degraded by gate bias stress, we should optimize the circuit considering the threshold voltage shift. The conventional circuit shows voltage drop at the input stage by threshold voltage of the TFT, however, the proposed circuit dose not shows voltage drop and keeps constant regardless of threshold voltage shift of the TFT.

  • PDF

TFT-LCD 공통 전극 전압에 의한 화소 전압 보상 및 Inversion 방법에 따른 화소특성 시뮬레이션 (Compensations of Pixel Voltages by Common Electrode Voltages and Simulations of Pixel Characteristics on Inversion Methods in TFT-LCD)

  • 김태형;박재우;김진홍;최종선
    • 대한전기학회:학술대회논문집
    • /
    • 대한전기학회 2000년도 하계학술대회 논문집 C
    • /
    • pp.1745-1747
    • /
    • 2000
  • TFT-LCD simulator, PDAST(Pixel Design Array Simulation Tool) could simulate the effect of the variation on the pixel characteristics. Since feed-through voltage in TFT-LCD can be a serious problem to pixel voltage characteristics, it should be compensated. It is applicable to various kinds of TFT-LCDs and can be used to calculate the spontaneous part of common electrode voltage accurately. Also, PDAST can estimate pixel voltage according to various inversion methods. It allows high-speed calculation and the information obtained from this study could be utilized to design the larger area and finer image quality panel.

  • PDF