• Title/Summary/Keyword: High Level Architecture

Search Result 948, Processing Time 0.027 seconds

Innovative Design and Practice in Horizontal Skyscraper-ChongQing Raffles

  • Li-Gang, Zhu
    • International Journal of High-Rise Buildings
    • /
    • v.11 no.3
    • /
    • pp.197-205
    • /
    • 2022
  • One of important design challenges in Chongqing Raffles City Plaza project is Sky Bridge structural design and its connection scheme in high level. This article systematically describes the structural system and its design and analysis methodology, with discussing the impacts on structural performance due to different connection approaches. The seismic isolation scheme in high level is innovatively adopted to the final design. Under the conditions of various load cases, the different models and assumptions are implemented. A full assessment on Sky Bridge's structural performance, seismic isolation, and its connection is conducted in terms of seismic performance based design. By co-operating with architecture, MEP and other disciplines, the structural economy index is fulfilled.

A study on the Cost-effective Architecture Design of High-speed Soft-decision Viterbi Decoder for Multi-band OFDM Systems (Multi-band OFDM 시스템용 고속 연판정 비터비 디코더의 효율적인 하드웨어 구조 설계에 관한 연구)

  • Lee, Seong-Joo
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.43 no.11 s.353
    • /
    • pp.90-97
    • /
    • 2006
  • In this paper, we present a cost-effective architecture of high-speed soft-decision Viterbi decoder for Multi-band OFDM(MB-OFDM) systems. In the design of modem for MB-OFDM systems, a parallel processing architecture is general]y used for the reliable hardware implementation, because the systems should support a very high-speed data rate of at most 480Mbps. A Viterbi decoder also should be designed by using a parallel processing structure and support a very high-speed data rate. Therefore, we present a optimized hardware architecture for 4-way parallel processing Viterbi decoder in this paper. In order to optimize the hardware of Viterbi decoder, we compare and analyze various ACS architectures and find the optimal one among them with respect to hardware complexity and operating frequency The Viterbi decoder with a optimal hardware architecture is designed and verified by using Verilog HDL, and synthesized into gate-level circuits with TSMC 0.13um library. In the synthesis results, we find that the Viterbi decoder contains about 280K gates and works properly at the speed required in MB-OFDM systems.

The Mobile Game App using Model2 Architecture MVC (모델2 Architecture MVC를 이용한 모바일 게임 앱)

  • Kim, Hyun-Je;Lee, Jae-bin;Hong, Jong-Ui;Kim, Jong-Ho;Lee, Uk-hyeon
    • Proceedings of the Korean Institute of Information and Commucation Sciences Conference
    • /
    • 2012.10a
    • /
    • pp.980-983
    • /
    • 2012
  • Nowadays, with increasing in difficulty level of elementary, junior high and high school education, we are growing more and more interested in the national history. We intend to develop the mobile App to make the people have the concern and interest in the national cultural assets to introduce the information about them. The game can be learned easily and we are increased the interest in the national cultural assets by game speed. We intent to develop the mobile App to be able to search the information about the national cultural assets at anytime and anywhere. This App uses the Model2 Architecture MVC method.

  • PDF

Damage Estimation of Large-Sized Vessels due to Ship-to-Ship Collisions and Ship Groundings (충돌 및 좌초 사고에 의한 대형 상선의 손상 추정)

  • Choung, Joon-Mo;Lee, Min-Seong;Nam, Ji-Myung;Ha, Tae-Bum
    • Journal of the Society of Naval Architects of Korea
    • /
    • v.48 no.1
    • /
    • pp.33-41
    • /
    • 2011
  • For the assessment of ultimate longitudinal strengths of damaged hull girders, it is preliminarily necessary to determine the extents and locations of the damages due to severe accidents. This paper deals with the estimation of the damages from collisions and groundings of large-sized vessels where deterministic and probabilistic approaches are investigated. Deterministic damages estimated from MARPOL(or ICLL), ABS and DNV are compared with probabilistic damages from IMO guideline and some references including damage statistic data. Damages from MARPOL show largest one among all the investigated damage estimation, since it was developed not for the residual strength of hull girder but for the damage stability calculation. IMO guideline with high level probability of damage(eg. 95% probability level) also forecasts even severer damage extents than MARPOL. On the other hand, assuming average probability level of damage, the calculated damage sizes are around the one from deterministic approaches.

High-Speed Low-Complexity Two-Bit Level Pipelined Viterbi Decoder for UWB Systems (UWB시스템을 위한 고속 저복잡도 2-비트 레벨 파이프라인 비터비 복호기 설계)

  • Goo, Yong-Je;Lee, Han-Ho
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.46 no.8
    • /
    • pp.125-136
    • /
    • 2009
  • This paper presents a high-speed low-complexity two-bit level pipelined Viterbi decoder architecture for MB-OFDM UWB systems. As the add-compare-select unit (ACSU) is the main bottleneck of the Viterbi decoder, this paper proposes a novel two-bit level pipelined MSB-first ACSU, which is based on 2-step look-ahead techniques to reduce the critical path. The proposed ACSU architecture requires approximately 12% fewer gate counts and 9% faster speed than the conventional MSB-first ACSU. The proposed Viterbi decoder was implemented with $0.18-{\mu}m$ CMOS standard cell technology and a supply voltage of 1.8V. It operates at a clock frequency of 870 MHZ and has a throughput of 1.74 Gb/s.

A Study on the POE(Post Occupancy Evaluation) of Rural Han-ok (전라남도 농촌한옥의 거주성 평가에 관한 연구)

  • Lee, Chang-Jae;Choi, Il;Park, Sung-Jin
    • Journal of the Korean Institute of Rural Architecture
    • /
    • v.16 no.1
    • /
    • pp.17-26
    • /
    • 2014
  • This study examined the trend of floor space characteristics, size characteristics and modeling characteristics so as to evaluate the satisfactory level of subjects living in Hanok. By doing so, the type of Hanok was classified into 5 groups. The satisfactory level was evaluated after the subjects resided in Hanok based on each type of housing. In the satisfactory level investigation, which was conducted after the residence, the overall satisfactory level on Hanok showed to be high. In the evaluation on the residence scale, positive results were generally achieved regarding 'full size of residence', 'number of rooms compared to residence size', 'size of living room', etc. The indoor environment of residence evaluation mainly showed positive results regarding 'ventilation', but most subjects were unsatisfied in regard to 'heating', 'noise', 'lighting', etc. In the behavioral factor evaluation of residents, positive results were gained regarding 'health', but comparatively negative results showed based on items of 'construction expense', 'burden of maintenance expense', 'investment value', etc. After analyzing the influential factors on the overall satisfactory level, results showed that 'dust inflow' of the physical site environment evaluation, 'size of living room' of the residence size evaluation, 'heating' of the residence indoor environment evaluation, and 'burden of maintenance expense' in the behavioral factor evaluation significantly influences the overall satisfactory level.

Privacy ; Concept and Estimation Model in Outdoor Space Design (외부공간 설계에 있어 "프라이버시" 개념의 응용 및 측정"모델"의 개발에 관한 연구)

  • 엄붕훈
    • Journal of the Korean Institute of Landscape Architecture
    • /
    • v.23 no.1
    • /
    • pp.95-109
    • /
    • 1995
  • All human spatial behavior and psychological stress are affected by the 'Privacy'of each space. This Paper deals with the theoretical review of 'privacy'concept and establishment of 'Privacy Model' that can be a useful design tool. 'Privacy Index(Pl)' model of 10 point scale, which is based on 'Hierarchic system of Privacy' in urban spaces by Chermeyeff and Alexander(1963), was established as a hypothetical model in this study. And'Activity Suitability', based on each hierarchy of primacy level, was investigated at each site to construct the validity of 'Privacy Model'. Total 67 sites were investigated by on.-site questionnaire in 3 types of outdoor spaces, (Park), (Campus), and (Garden) respectively. The major results are as follows; 1. The P7rivacy level of earth spaces, distributed from to in and . and (Groun Private> spaces are dominant In , spaces are dondnant 2, Privacy level, based on , showed higher privacy level than that of . This means the criteria of each privacy level should be modified for more specific space. The . could be derived from the (Activity Suitability) of each space. 3.The cognition of privacy level. by user group, showed no significant difference in dach group by sex, age, education, and job, respectively.

  • PDF

A Study on the Size Computation of Seogwipo Cruise Terminal CIQ Facilities (서귀포 크루즈터미널 CIQ시설 규모산정에 관한 연구)

  • Park, Chung-Keun
    • Journal of the Korean Institute of Rural Architecture
    • /
    • v.17 no.3
    • /
    • pp.27-36
    • /
    • 2015
  • This research studies the adequate size standard of Seogwipo cruise terminal CIQ facility that is scheduled to be built around Gangjeong harbor area in Seogwipo-city. In order to respond to the highly increasing number of passenger cruise ships compared to Seogwipo cruise terminal design in 2010, the adequate size standard of Seogwipo cruise terminal CIQ facility was examined for passenger service level grade. Based on size computation elements such as the number of passengers of cruise ships with the largest size of port entry, ship landing rate, passenger processing ratio, and surge factor, the CIQ facility size for each service level grade was reviewed. As a result, the area of 2,971m2 (A grade), 2,409 m2 (B grade), and 2,088 m2 (C grade) were computed. This showed that the area of B grade was about 82% and C grade 70% compared to the area of A grade. The CIQ facility size computed for each service level grade in this research was analyzed that its area needed to be increased by 322% at least and 458% at most, compared to the CIQ facility area of 649m2 of the existing design (2010). In order to respond to the increasing number of cruise passengers, provide high-level passenger service, and improve the international image of Jeju, Seogwipo cruise terminal should secure the size that is equal to or higher than the B grade of service level.

Explosion induced dynamic responses of blast wall on FPSO topside: Blast loading application methods

  • Kang, Ki-Yeob;Choi, Kwang-Ho;Choi, Jae Woong;Ryu, Yong Hee;Lee, Jae-Myung
    • International Journal of Naval Architecture and Ocean Engineering
    • /
    • v.9 no.2
    • /
    • pp.135-148
    • /
    • 2017
  • Topside areas on an offshore oil and gas platform are highly susceptible to explosion. A blast wall on these areas plays an important role in preventing explosion damage and must withstand the expected explosion loads. The uniformly distributed loading condition, predicted by Explosion Risk Analyses (ERAs), has been applied in most of the previous analysis methods. However, analysis methods related to load conditions are inaccurate because the blast overpressure around the wall tends to be of low-level in the open area and high-level in the enclosed area. The main objectives of this paper are to study the effects of applying different load applications and compare the dynamic responses of the blast wall. To do so, various kinds of blast pressures were measured by Computational Fluid Dynamics (CFD) simulations on the target area. Nonlinear finite element analyses of the blast wall under two types of identified dynamic loadings were also conducted.

A study on the architecture and instruction of a RISC processor for programmable logic controller (PLC용 RISC 프로세서의 구조와 명령어에 관한 연구)

  • 구경훈;박재현;장래혁;권욱현
    • 제어로봇시스템학회:학술대회논문집
    • /
    • 1993.10a
    • /
    • pp.1012-1017
    • /
    • 1993
  • In this paper, the instruction set and the architecture of a RISC processor for programmable logic controller is suggested. From the measurement of existing programs, the characteristics of ladder instructions are analyzed. The instruction set is defined so that the existing ladder program can be reused with simple translation. Because bit instructions controls the behavior of word instructions, the processor suits for high level language like SFC. Simulations show that the PLC with the suggested processor is twenty times faster than the PLC with the multi-purpose microprocessor.

  • PDF