• Title/Summary/Keyword: Four-switch converter

Search Result 38, Processing Time 0.02 seconds

Experimental Validation of a Cascaded Single Phase H-Bridge Inverter with a Simplified Switching Algorithm

  • Mylsamy, Kaliamoorthy;Vairamani, Rajasekaran;Irudayaraj, Gerald Christopher Raj;Lawrence, Hubert Tony Raj
    • Journal of Power Electronics
    • /
    • v.14 no.3
    • /
    • pp.507-518
    • /
    • 2014
  • This paper presents a new cascaded asymmetrical single phase multilevel converter with a lower number of power semiconductor switches and isolated DC sources. Therefore, the number of power electronic devices, converter losses, size, and cost are reduced. The proposed multilevel converter topology consists of two H-bridges connected in cascaded configuration. One H-bridge operates at a high frequency (high frequency inverter) and is capable of developing a two level output while the other H-bridge operates at the fundamental frequency (low frequency inverter) and is capable of developing a multilevel output. The addition of each power electronic switch to the low frequency inverter increases the number of levels by four. This paper also introduces a hybrid switching algorithm which uses very simple arithmetic and logical operations. The simplified hybrid switching algorithm is generalized for any number of levels. The proposed simplified switching algorithm is developed using a TMS320F2812 DSP board. The operation and performance of the proposed multilevel converter are verified by simulations using MATLAB/SIMULINK and experimental results.

Implemented of Photovoltaic Inverter System by a Maximum Power Point Tracking (태양광 발전 시스템의 최대전력점 추적에 관한 연구)

  • Hong, Jeng-Pyo;Lee, Oh-Keol;Lee, Yong-Kil;Song, Dall-Seop;Kwon, Soon-Jae
    • Proceedings of the KIPE Conference
    • /
    • 2007.07a
    • /
    • pp.74-76
    • /
    • 2007
  • In this paper a maximum power point tracking(MPPT) techniques for power of PV(photovoltaic) systems are presented using boost converter for a connected single phase inverter. On the basic principle of power generation for the PV module, algorithms for maximum power point tracking are described by utilizing a boost converter to adjust the output voltage of the PV module. Based on output power of a boost converter, single phase inverter uses predicted current control to control four IGBT's switch in full bridge. Furthermore a low cost control system for solar energy conversion using the DSP is developed, based on boost converter to adjust the output voltage of the PV module. The effectiveness of the proposed inverter system is confirmed experimentally and by means of simulation. Finally, experimental results confirm the superior performance of the proposed method.

  • PDF

Optimal Switching Pattern and Harmonic Analysis for Single-Phase Current-Controlled Converter (단상 전류제어형 컨버터의 최적 스위칭패턴과 고조파 해석)

  • Park, Ki-Won;Woo, Myeong-Ho;Jeong, Seung-Ki
    • Proceedings of the KIEE Conference
    • /
    • 1993.11a
    • /
    • pp.121-125
    • /
    • 1993
  • This paper proposes two kinds of novel switching method for a single phase current-controlled voltage-type ac-to-dc converter. Proposed are modifications of the conventional hysteresis current control, and are named by the half suppressing method and unipolar method, respectively. The first one suppresses an inactive half of the four switching signals and uses active another half for current control. The second method uses only one, a quarter of switching signals suppresed the others. Both the simulation and experimental results show that proposed methods are more efficient in switch utilization and have comparable or better performance when compared with conventional method.

  • PDF

A Study on the Design of Binary to Quaternary Converter (2진-4치 변환기 설계에 관한 연구)

  • 한성일;이호경;이종학;김흥수
    • Journal of the Institute of Electronics Engineers of Korea SC
    • /
    • v.40 no.3
    • /
    • pp.152-162
    • /
    • 2003
  • In this paper, Binary to Quaternary Converter(BQC), Quaternary to Binary Converter(QBC) and Quaternary inverter circuit, which is the basic logic gate, have been proposed based on voltage mode. The BQC converts the two bit input binary signals to one digit quaternary output signal. The QBC converts the one digit quaternary input signal to two bit binary output signals. And two circuits consist of Down-literal circuit(DLC) and combinational logic block(CLC). In the implementation of quaternary inverter circuit, DLC is used for reference voltage generation and control signal, only switch part is implemented with conventional MOS transistors. The proposed circuits are simulated in 0.35 ${\mu}{\textrm}{m}$ N-well doubly-poly four-metal CMOS technology with a single +3V supply voltage. Simulation results of these circuit show 250MHz sampling rate, 0.6mW power consumption and maintain output voltage level in 0.1V.

Design Methodology for Optimal Phase-Shift Modulation of Non-Inverting Buck-Boost Converters

  • Shi, Bingqing;Zhao, Zhengming;Li, Kai;Feng, Gaohui;Ji, Shiqi;Zhou, Jiayue
    • Journal of Power Electronics
    • /
    • v.19 no.5
    • /
    • pp.1108-1121
    • /
    • 2019
  • The non-inverting buck-boost converter (NIBB) is a step-up and step-down DC-DC converter suitable for wide-input-voltage-range applications. However, when the input voltage is close to the output voltage, the NIBB needs to operate in the buck-boost mode, causing a significant efficiency reduction since all four switches operates in the PWM mode. Considering both the current stress limitation and the efficiency optimization, a novel design methodology for the optimal phase-shift modulation of a NIBB in the buck-boost mode is proposed in this paper. Since the four switches in the NIBB form two bridges, the shifted phase between the two bridges can serve as an extra degree of freedom for performance optimization. With general phase-shift modulation, the analytic current expressions for every duty ratio, shifted phase and input voltage are derived. Then with the two key factors in the NIBB, the converter efficiency and the switch current stress, taken into account, an objective function with constraints is derived. By optimizing the derived objective function over the full input voltage range, an offline design methodology for the optimal modulation scheme is proposed for efficiency optimization on the premise of current stress limitation. Finally, the designed optimal modulation scheme is implemented on a DSPs and the design methodology is verified with experimental results on a 300V-1.5kW NIBB prototype.

A New Solar Energy Conversion System Implemented Using Single Phase Inverter (단상 인버터를 이용한 새로운 태양광 에너지 변환 시스템 구현)

  • Kim, Sil-Keun;Hong, Soon-Ill
    • Journal of the Korean Institute of Illuminating and Electrical Installation Engineers
    • /
    • v.20 no.7
    • /
    • pp.74-80
    • /
    • 2006
  • This paper describes a solar energy conversion strategy is applied to grid-connected single phase inverter by the maximum power point of conversion strategy. The maximum power point of tracking is controlled output power of PV(photovoltaic)modules, based on generated circuit control MOSFET switch of two boost converter for a connected single phase inverter with four IGBT's switch in full bridge. The generation control circuit allows each photovoltaic module to operate independently at peak capacity, simply by detecting of the output power of PV module. Furthermore, the generation control circuit attenuates low-frequency ripple voltage. which is caused by the full-bridge inverter, across the photovoltaic modules. The effectiveness of the proposed inverter system is confirmed experimentally and by means of simulation.

A 12Bit 80MHz CMOS D/A Converter with active load inverter switch driver (능동부하 스위치 구동 회로를 이용한 12비트 80MHz CMOS D/A 변환기 설계)

  • Nam, Tae-Kyu;Seo, Sung-Uk;Shin, Sun-Hwa;Joo, Chan-Yang;Kim, Soo-Jae;Lee, Sang-Min;Yoon, Kwang-S.
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.44 no.8
    • /
    • pp.38-44
    • /
    • 2007
  • This paper describes a 12 bit 80MHz CMOS D/A converter for wireless transceiver. Proposed circuit in the paper employes segmented structure which consists of four stage 3bit thermometer decoders. Proposed D/A converter is manufactured 0.35um CMOS n-well digital standard process and measurement results show a ${\pm}1.36SB/{\pm}0.62LSB$ of INL/DNL and $46pV{\cdot}s$ of glitch energy. SNR and SFDR are measured to be 58.5dB and 64.97dB @ Fs=80MHz and Fin=19MHz with a total power consumption of 99mW. Such results proved that our work has low power consumption, high linearity, low glitch and improved dynamic performance. Therefore, our work can be appled to various high speed and high performance circuits.

Slope Compensation Design of Buck AC/DC LED Driver Based on Discrete-Time Domain Analysis (이산 시간 영역 해석에 기반한 벅 AC/DC LED 구동기의 슬로프 보상 설계)

  • Kim, Marn-Go
    • The Transactions of the Korean Institute of Power Electronics
    • /
    • v.24 no.3
    • /
    • pp.207-214
    • /
    • 2019
  • In this study, discrete-time domain analysis is proposed to investigate the input current of a buck AC/DC light-emitting diode (LED) driver. The buck power factor correction converter can operate in both discontinuous conduction mode (DCM) and continuous conduction mode (CCM). Two discontinuous and two continuous conduction operating modes are possible depending on which event terminates the conduction of the main switch in a switching cycle. All four operating modes are considered in the discrete-time domain analysis. The peak current-mode control with slope compensation is used to design a low-cost AC/DC LED driver. A slope compensation design of the buck AC/DC LED driver is described on the basis of a discrete-time domain analysis. Experimental results are presented to confirm the usefulness of the proposed analysis.