• 제목/요약/키워드: Forward-bias

검색결과 115건 처리시간 0.02초

교류 순방향 바이어스에 따른 형광 OLED의 전계 발광 특성 (Electroluminescent Characteristics of Fluorescent OLED with Alternating Current Forward Bias)

  • 서정현;주성후
    • 한국표면공학회지
    • /
    • 제50권5호
    • /
    • pp.398-404
    • /
    • 2017
  • In order to study the AC driving mechanism for OLED lighting, the fluorescent OLEDs were fabricated and the electroluminescent characteristics of the OLEDs by AC forward bias were analyzed. In the case of the driving method of OLED by AC forward bias under the same voltage and the same current density, degradation of luminescent characteristics for elapsed time progressed faster than in the case of the driving method by DC bias. These phenomena were caused by the peak voltage of AC forward bias which is ${\sqrt{2}}$ times higher than the DC voltage. In addition, the degradation of the OLED was accelerated because the AC forward bias had come close to the upper limit of the allowable voltage range even though the peak voltage didn't exceed the allowable range of the OLED. However, the fabricated fluorescent OLED showed little degradation of OLED characteristics due to AC forward bias from 0 V to 6.04 V. Therefore, OLED lighting by AC driving will become commercialized if sufficient luminance is realized at a voltage at which the characteristics of the OLED are not degradation by the AC driving method.

Probeless Estimation of Electroluminescence Intensities Based on Photoluminescence Measurements of GaN-Based Light-Emitting Diodes

  • Kim, Jongseok;Jeong, Hoon;Choi, Won-Jin;Jung, Hyundon
    • Current Optics and Photonics
    • /
    • 제5권2호
    • /
    • pp.173-179
    • /
    • 2021
  • The electroluminescence (EL) intensities of GaN-based light-emitting diodes (LEDs) are estimated based on their photoluminescence (PL) properties. The PL intensity obtained under open-circuit conditions is divided into two parts: the PL intensity under a forward bias lower than the optical turn-on voltage, and the difference between the PL intensities under open-circuit conditions and under forward bias. The luminescence induced by photoexcitation under a constant forward bias lower than the optical turn-on voltage is primarily the PL from the excited area of the LED. In contrast the intensity difference, obtained by subtracting the PL intensity under the forward bias from that under open-circuit conditions, contains the EL induced by the photocarriers generated during photoexcitation. In addition, a reverse photocurrent is generated during photoexcitation under constant forward bias across the LED, and can be correlated with the PL-intensity difference. The relationship between the photocurrent and PL-intensity difference matches well the relationship between the injection current and EL intensity of LEDs. The ratio between the photocurrent generated under a bias and the short-circuit current is related to the ratio between the PL-intensity difference and the PL intensity under open-circuit conditions. A relational expression consisting of the ratios, short-circuit current, and PL under open-circuit conditions is proposed to estimate the EL intensity.

유동 전하량 최소화를 통한 입력 오프셋 제거 CMOS 고속 비교기의 설계 (CMOS High Speed Input Offset Canceling Comparator Design with Minimization of Charges Transfer)

  • 이수형;신경민;이재형;정강민
    • 대한전자공학회:학술대회논문집
    • /
    • 대한전자공학회 1999년도 추계종합학술대회 논문집
    • /
    • pp.963-966
    • /
    • 1999
  • This Paper describes the design of high speed and low power comparator based on the feed forward bias control. Major building blocks of this comparator are composed of input offset canceling circuit and feed forward bias control circuit. The usual offset canceling circuit cancels the offset voltages by storing them in capacitors using MOS switches, The comparator of this paper employs the bias control circuit which generates bias signal from the input signal. The bias signal is applied to the capacitors and keeps the transfer of chares in the capacitors in the minimal amount, therefore making the comparator operate in stable condition and reduce decision time. The comparator in this form has very samll area and power dissipation. Maximum sampling rate is 200 Ms/sec. The comparator is designed in 0.65${\mu}{\textrm}{m}$ technology and the offset is less than 0.5㎷.

  • PDF

DC 순방향 바이어스 인가조건에서 Schottky 다이오드의 SPICE 모델 파라미터 추출 방법에 관한 연구 (The Study on the SPICE Model Parameter Extraction Method for the Schottky Diode Under DC Forward Bias)

  • 이은구
    • 전기학회논문지
    • /
    • 제65권3호
    • /
    • pp.439-444
    • /
    • 2016
  • The method for extracting the SPICE model parameter of Schottky diode under DC forward bias is proposed. A method for improving the accuracy of the SPICE model parameter at various temperatures is proposed. Three analysis steps according to the magnitude of the current is used in order to extract the parameters effectively. At each analysis step, initial parameters are calculated by using the current-voltage equations and the Levenberg-Marquardt analysis is proceeded. To verify the validity of the proposed method, the SPICE model parameters for the BAT45 and FSV1045 under DC forward bias is extracted. Schottky diode currents obtained from the proposed method shows the average relative error of 6.1% and 9% compared with the measured data for the BAT45 and FSV1045 sample at various temperatures.

Fabrication and Electrical Transport Characteristics of All-Perovskite Oxide DyMnO3/Nb-1.0 wt% Doped SrTiO3 Heterostructures

  • Wang, Wei Tian
    • 한국재료학회지
    • /
    • 제30권7호
    • /
    • pp.333-337
    • /
    • 2020
  • Orthorhombic DyMnO3 films are fabricated epitaxially on Nb-1.0 wt%-doped SrTiO3 single crystal substrates using pulsed laser deposition technique. The structure of the deposited DyMnO3 films is studied by X-ray diffraction, and the epitaxial relationship between the film and the substrate is determined. The electrical transport properties reveal the diodelike rectifying behaviors in the all-perovskite oxide junctions over a wide temperature range (100 ~ 340 K). The forward current is exponentially related to the forward bias voltage, and the extracted ideality factors show distinct transport mechanisms in high and low positive regions. The leakage current increases with increasing reverse bias voltage, and the breakdown voltage decreases with decrease temperature, a consequence of tunneling effects because the leakage current at low temperature is larger than that at high temperature. The determined built-in potentials are 0.37 V in the low bias region, and 0.11 V in the high bias region, respectively. The results show the importance of temperature and applied bias in determining the electrical transport characteristics of all-perovskite oxide heterostructures.

Forward Current Transport Mechanism of Cu Schottky Barrier Formed on n-type Ge Wafer

  • Kim, Se Hyun;Jung, Chan Yeong;Kim, Hogyoung;Cho, Yunae;Kim, Dong-Wook
    • Transactions on Electrical and Electronic Materials
    • /
    • 제16권3호
    • /
    • pp.151-155
    • /
    • 2015
  • We fabricated the Cu Schottky contact on an n-type Ge wafer and investigated the forward bias current-voltage (I-V) characteristics in the temperature range of 100~300 K. The zero bias barrier height and ideality factor were determined based on the thermionic emission (TE) model. The barrier height increased and the ideality factor decreased with increasing temperature. Such temperature dependence of the barrier height and the ideality factor was associated with spatially inhomogeneous Schottky barriers. A notable deviation from the theoretical Richardson constant (140.0 Acm-2K-2 for n-Ge) on the conventional Richardson plot was alleviated by using the modified Richardson plot, which yielded the Richardson constant of 392.5 Acm-2K-2. Finally, we applied the theory of space-charge-limitedcurrent (SCLC) transport to the high forward bias region to find the density of localized defect states (Nt), which was determined to be 1.46 × 1012 eV-1cm-3.

상시불통형 p-AlGaN-게이트 질화갈륨 이종접합 트랜지스터의 게이트 전압 열화 시험 (Reliability Assessment of Normally-off p-AlGaN-gate GaN HEMTs with Gate-bias Stress)

  • 금동민;김형탁
    • 전기전자학회논문지
    • /
    • 제22권1호
    • /
    • pp.205-208
    • /
    • 2018
  • 본 연구에서는 상시불통형 p-AlGaN-게이트 질화갈륨(GaN) 이종접합 트랜지스터의 신뢰성 평가를 위한 가속열화 시험 조건을 수립하기 위해 게이트 전압 열화 시험을 진행하였다. 상시불통형 트랜지스터의 동작 조건을 고려하여 기존 상시도통형 쇼트키-게이트 소자평가에 사용되는 게이트 역전압 시험과 더불어 순전압 시험을 수행하여 열화특성을 분석하였다. 기존 상시도통형 소자와 달리 상시불통형 소자에서는 게이트 역전압 시험에 의한 열화는 관찰되지 않은 반면, 게이트 순전압 시험에서 심한 열화가 관찰되었다. 상시불통형 질화갈륨 전력 반도체 소자의 신뢰성 평가에 게이트 순전압 열화 시험이 포함되어야 함을 제안한다.

온도변화에 따른 백금 실리사이드-엔 실리콘 접합의 전자 터널링 특성 (Electron Tunneling Characteristics of PtSi-nSi Junctions according to Temperature Variations)

  • 장창덕;이정석;이광우;이용재
    • 한국전기전자재료학회:학술대회논문집
    • /
    • 한국전기전자재료학회 1998년도 춘계학술대회 논문집
    • /
    • pp.87-91
    • /
    • 1998
  • In this paper, We analyzed the current-voltage characteristics with n-type silicon substrates concentration and temperature variations (Room temperature, 50$^{\circ}C$, 75$^{\circ}C$) in platinum silicide and silicon junction. The electrical parameters of measurement are turn-on voltage, saturation current, ideality factor, barrier height, dynamic resistance in forward bias and reverse breakdown voltage according to variations of junction concentration of substrates and measurement temperature variations. As a result, the forward turn-on voltage, reverse breakdown voltage, barrier height and dynamic resistance were decreased but saturation currents and ideality factor were increased by substrates increased concentration variations in platinum silicide and n-silicon junction. In increased measurement temperature (RT, 50$^{\circ}C$, 75$^{\circ}C$), the extracted electrical parameter values of characteristics were rises by increased temperature variations according to the forward and reverse bias.

  • PDF

Contact Area-Dependent Electron Transport in Au/n-type Ge Schottky Junction

  • Kim, Hogyoung;Lee, Da Hye;Myung, Hye Seon
    • 한국재료학회지
    • /
    • 제26권8호
    • /
    • pp.412-416
    • /
    • 2016
  • The electrical properties of Au/n-type Ge Schottky contacts with different contact areas were investigated using current-voltage (I-V) measurements. Analyses of the reverse bias current characteristics showed that the Poole-Frenkel effect became strong with decreasing contact area. The contribution of the perimeter current density to the total current density was found to increase with increasing reverse bias voltage. Fitting of the forward bias I-V characteristics by considering various transport models revealed that the tunneling current is dominant in the low forward bias region. The contributions of both the thermionic emission (TE) and the generation-recombination (GR) currents to the total current were similar regardless of the contact area, indicating that these currents mainly flow through the bulk region. In contrast, the contribution of the tunneling current to the total current increased with decreasing contact area. The largest $E_{00}$ value (related to tunneling probability) for the smallest contact area was associated with higher tunneling effect.