• Title/Summary/Keyword: Ethernet equalizer

Search Result 4, Processing Time 0.019 seconds

A Design of Temperature-Compensating Ethernet Equalizer for Reliable Automotive Sensor Communication (차량 내 신뢰성 있는 센서 (Sensor) 통신을 위한 온도보상 기반 이더넷 이퀄라이저 (Ethernet equalizer) 설계)

  • Seo, Seoktae;Bien, Franklin
    • Journal of the Institute of Electronics and Information Engineers
    • /
    • v.54 no.7
    • /
    • pp.61-70
    • /
    • 2017
  • In this paper, an Ethernet equalizer that compensates for automotive temperature variations within a broad range is presented. Communications in automotive systems have become increasingly important because of the many electronics in vehicles. Ethernet protocols are a good candidate for automotive communications. However, they should satisfy the AEC-Q100 requirements that stipulate an operational temperature range from -40 to $150^{\circ}C$. This paper proposes an Ethernet equalizer that can recover data up until 100 m length of CAT-5 cable adaptively within a temperature range of -40 to $150^{\circ}C$. To support the wide temperature range, a feedback system is used. The proposed equalizer has a bandwidth of 31.25 MHz with a fully-differential structure and is implemented in a Hynix $0.13{\mu}m$ BCDMOS technology.

Design of Digital Signal Processor for Ethernet Receiver Using TP Cable (TP 케이블을 이용하는 이더넷 수신기를 위한 디지털 신호 처리부 설계)

  • Hong, Ju-Hyung;SunWoo, Myung-Hoon
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.32 no.8A
    • /
    • pp.785-793
    • /
    • 2007
  • This paper presents the digital signal processing submodule of a 100Base-TX Ethernet receiver to support 100Mbps at TP cable channel. The proposed submodule consists of programmable gain controller, timing recovery, adaptive equalizer and baseline wander compensator. The measured Bit Error Rate is less than $10^{-12}BER$ when continuously receiving data up to 150m. The proposed signal processing submodule is implemented in digital circuits except for PLL and amplifier. The performance improvement of the proposed equalizer and BLW compensator is measured about 1dB compared with the existing architecture that removes BLW using errors of an adaptive equalizer. The architecture has been modeled using Verilog-HDL and synthesized using samsung $0.18{\mu}m$ cell library. The implemented digital signal processing submodule operates at 142.7 MHz and the total number of gates are about 128,528.

A Design of the DFE based Receiver Equalizer for 40 Gb/s Backplane Ethernet (40Gb/s 백플레인 이더넷을 위한 DFE 수신등화기)

  • Yang, Choong-Reol;Kim, Kwang-Joon
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.35 no.2B
    • /
    • pp.197-209
    • /
    • 2010
  • In this paper, We have designed and analyzed a characteristics of backplane channel having 40 inch strip line length of four lanes and Flame Retardant four (PR-4) material, and have designed 40 Gb/s Receive and adaptive equalizer and its high-speed equalization algorithm using the backplane channel characteristics. For 40 Gb/s high-speed data communications pass through the backplane, a 10Gb/s 4 channel receive & equalizer with DFE except for FFE was proposed. This receive and equalizer meets the requirements of the IEEE Std P802.3ba standard-based receive equalizer to implement equalizers on the receive end of a 46 inch length's backplane channel.

A Design of Transmission Channel for 40Gb/s backplane Ethernet based on IEEE P802.3ba (IEEE P802.3ba 기반의 40 Gb/s 백플레인 이더넷 전송채널의 설계)

  • Yang, Choong-Reol;Kim, Kwang-Joon;Kim, Whan-Woo
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.35 no.4B
    • /
    • pp.637-646
    • /
    • 2010
  • For 40 Gb/s data transmission through electrical backplane trace up to 40 inch length on four layer fire-resistant (FR-4), we have designed the 40 Gb/s backplane channel model consisting of four channel 10 Gb/s. Simulation results show an enhancement of backplane channel characteristics excellent more than requirements specified in IEEE P802.3ba at 10 Gb/s. This paper provides a review of the structures and algorithms used in receive and adaptive equalization for 40 Gb/s backplane Ethernet. The use of this backplane channel model could achieves better receive equalizer at great data rate than 10 Gb/s.