• Title/Summary/Keyword: Equivalent Circuits

Search Result 291, Processing Time 0.026 seconds

Transient Modeling of Single-Electron Transistors for Circuit Simulation (회로 시뮬레이션을 위한 단일전자 트랜지스터의 과도전류 모델링)

  • 유윤섭;김상훈
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.40 no.4
    • /
    • pp.1-12
    • /
    • 2003
  • In this study, a regime where independent treatment of SETs in transient simulations is valid has been identified quantitatively. It is found that as in the steady-state case, each SET can be treated independently even in the transient case when the interconnection capacitance is large enough. However, the value of the load capacitance $C_{L}$of the interconnections for the independent treatment of SETs is approximately 10 times larger than that of the steady state case. A compact SET transient model is developed for transient circuit simulation by SPICE. The developed model is based on a linearized equivalent circuit and the solution of master equation is done by the programming capabilities of the SmartSpice. Exact delineation of several simulation time scales and the physics-based compact model make it possible to accurately simulate hybrid circuits in the time scales down to several tens of pico seconds. The simulation time is also shown to depend on the complexity level of the transient model.l.

Frequency Characteristic Estimation of Ceramic Stem based TO Package using a Coplanar Waveguide Feed-line for 10 Gbps Data Transmission (10 Gbps급 데이터 전송용 coplanar waveguide feed-line을 이용한 세라믹 스템 기반 TO 패키지의 주파수 특성 예측)

  • Yoon, Euy-Sik;Lee, Myoung-Jin;Jung, Ji-Chae
    • Korean Journal of Optics and Photonics
    • /
    • v.18 no.4
    • /
    • pp.235-240
    • /
    • 2007
  • A ceramic stem based TO package incorporating a coplanar waveguide feed-line has been proposed allowing for 10 Gbps grade data transmission. The frequency response of a cylindrical feed-line fer a conventional metal based TO package was first analyzed, and compared with that of the CPW feed-line used for a ceramic based package such as a butterfly package. For the case where a DFB LD chip is packaged to an LD module, the measured 3 dB frequency bandwidths for the conventional and proposed packages were 3.5 GHz and 7.8 GHz respectively, which agree well with the theoretical results obtained from the modeling based on the small signal equivalent circuits. Consequently, we proposed a novel ceramic based TO package with a CPW feed-line in ceramic material as a stem to improve the frequency characteristics of the conventional one. And, its performance was theoretically observed to confirm that the proposed package provides even wider frequency bandwidth compared to the conventional one.

Analysis and Implementation of a Half Bridge Class-DE Rectifier for Front-End ZVS Push-Pull Resonant Converters

  • Ekkaravarodome, Chainarin;Jirasereeamornkul, Kamon
    • Journal of Power Electronics
    • /
    • v.13 no.4
    • /
    • pp.626-635
    • /
    • 2013
  • An analysis of the junction capacitance in resonant rectifiers which has a significant impact on the operating point of resonance circuits is studied in this paper, where the junction capacitance of the rectifier diode is to decrease the resonant current and output voltage in the circuit when compared with that in an ideal rectifier diode. This can be represented by a simplified series resonant equivalent circuit and a voltage transfer function versus the normalized operating frequency at varied values of the resonant capacitor. A low voltage to high voltage push-pull DC/DC resonant converter was used as a design example. The design procedure is based on the principle of the half bridge class-DE resonant rectifier, which ensures more accurate results. The proposed scheme provides a more systematic and feasible solution than the conventional resonant push-pull DC/DC converter analysis methodology. To increase circuit efficiency, the main switches and the rectifier diodes can be operated under the zero-voltage and zero-current switching conditions, respectively. In order to achieve this objective, the parameters of the DC/DC converter need to be designed properly. The details of the analysis and design of this DC/DC converter's components are described. A prototype was constructed with a 62-88 kHz variable switching frequency, a 12 $V_{DC}$ input voltage, a 380 $V_{DC}$ output voltage, and a rated output power of 150 W. The validity of this approach was confirmed by simulation and experimental results.

The Desing of GaAs MESFET Resistive Mixer with High Linearity (선형성이 우수한 GaAs MESFET 저항성 혼합기 설계)

  • 이상호;김준수;황충선;박익모;나극환;신철재
    • The Journal of Korean Institute of Electromagnetic Engineering and Science
    • /
    • v.10 no.2
    • /
    • pp.169-179
    • /
    • 1999
  • In this paper, a GaAs MESFET single-ended resistive mixer with high linearity and isolation is designed. The bias voltage of this mixer is applied only gate of GaAs MESFET to use the channel resistance. The LO is applied the gate and the RF is applied the drain through 7-pole hairpin bandpass filter to obtain the proper isolation thru LO-RF. The IF is extracted from the source with short circuit and lowpass filter. Using extracted equivalent circuits for LO and RF, conversion loss is calculated and compared with result of harmonic balance analysis. Measured conversion loss of this S-band down converter mixer is 8.2~10.5dB by considering the measured 3.0~3.4dB RF 7-pole hairpin bandpass filter loss and IP3in is 26.5dBm at Vg=-0.85~-1.0V in distortion performance.

  • PDF

Photonic Crystal Based Bandpass Filter Design for WDM Communication Systems (WDM 시스템에 적합한 광결정 대역 통과 필터 설계)

  • Park, Dong-Soo;Kim, Sang-In;Park, Ik-Mo;Lim, Han-Jo
    • Korean Journal of Optics and Photonics
    • /
    • v.16 no.3
    • /
    • pp.266-274
    • /
    • 2005
  • We have designed photonic crystal based bandpass filters whose characteristics are suitable for WDM communication system. The filters consist of coupled point defect resonators in two-dimensional photonic crystal. The frequency response of coupled resonators has been analyzed by the coupling of modes in time, from which the design parameters for the coupled resonator filters have been extracted. For the appropriate choice of the design parameters, each resonator is treated as a lumped L-C resonance circuit, and from the analogy between the equivalent circuit and the standard L-C filter circuits, the design parameters are simply determined from the table for general filter circuit design. Based on the determined design parameters, a photonic crystal based filter has been designed and its performance has been calculated using the finite-difference time-domain method. The designed filter shows a pass band of 50GHz and 0.5 dB in-band ripple, which is suitable for typical WDM communication systems with 100GHz channel spacing.

Study on the High-Frequency Circuit Modeling of the Conducted-Emission from the Motor Drive System of an Electric Vehicle (전기자동차 모터 구동 시스템의 전도 방출에 관한 고주파 모델링 연구)

  • Jung, Kibum;Lee, Jongkyung;Chung, Yeon-Choon;Choi, Jaehoon
    • The Journal of Korean Institute of Electromagnetic Engineering and Science
    • /
    • v.24 no.1
    • /
    • pp.82-90
    • /
    • 2013
  • In this paper, conducted emission from the MDS(Motor Drive System) of a HEV/EV was analyzed using high- frequency circuit modeling in system-level approach. The conducted emission by PWM process can cause RFI(radio- frequency interference) problems in the AM/FM frequency range. In order to mitigate this conducted emission, a high-frequency equivalent circuit model is proposed by analyzing the fundamental circuits, parasitic components in their parts and connections and non-linear characteristics of IGBTs, high-power capacitors, inverters, motors, high-power cables, and bus bars which are composed of the MDS. It is confirmed that the simulated result by the proposed model is well agreed with measured results in spite of a large-scaled analysis in system level. We are looking forward that this approach can be effectively used in the EMC design of HEV/EV.

Real time phase current estimation for brushless DC motor drive system by using front current of dc-link capacitor (직류단 캐패시터 전단 전류를 이용한 상 전류 추정 알고리즘)

  • Lee, Won;Moon, Jong-Joo;Kim, Jang-Mok
    • Journal of Advanced Marine Engineering and Technology
    • /
    • v.40 no.9
    • /
    • pp.805-811
    • /
    • 2016
  • This paper proposes an estimation algorithm of phase currents of inverter systems with the planar bus bars for brush-less DC (BLDC) motors. The planar bus bar can improve the characteristic of the EMC(Electro-Magnetic Compatibility). In these inverters, a single current sensor of the dc-link measures the sum of a smooth capacitor current and phase currents of brush-less DC motor. Thus, it is essential to extract phase currents from the measured single current to control BLDC motor. Therefore, in this paper, the phase current is estimated by analyzing equivalent circuits of the BLDCM in ON and OFF periods of switching elements. The usefulness of the proposed algorithm is verified through experimental results.

A Parasitic Elements Extraction of MIM Capacitor Using Short-Open Calibration Method (단락 개방 Calibration 방법을 이용한 MIM 커패시터의 기생 소자 값 추출)

  • Kim, Yu-Seon;Nam, Hun;Lim, Yeong-Seog
    • Journal of the Institute of Electronics Engineers of Korea TC
    • /
    • v.45 no.8
    • /
    • pp.114-120
    • /
    • 2008
  • In this paper, we extract the parasitic elements of the metal-insulate-metal(MIM) capacitor using short-open calibration (SOC). The scattering matrixes of short, open, and MIM structures in strip lines are measured by full electro-magnetic (EM) simulator and vector network analyser. The full EM simulations are performed by finite element method (FEM) that was fitted three dimensional structure analysis. The electro-magnetic effects of MIM capacitor laminated in the multi-layered structures are proposed the II equivalent circuit with lumped elements, and the relations between the measured scattering parameters of the MIM structures and lumped elements in the circuits are shown by performing 2 port network analysis. The extracted lumped elements using the proposed SOC method are independent to frequencies.

Indictor Library for RF Integrated Circuits in Standard Digital 0.18 μm CMOS Technology (RF 집적회로를 위한 0.18 μm CMOS 표준 디지털 공정 기반 인덕터 라이브러리)

  • Jung, Wee-Shin;Kim, Seung-Soo;Park, Yong-Guk;Won, Kwang-Ho;Shin, Hyun-Chol
    • The Journal of Korean Institute of Electromagnetic Engineering and Science
    • /
    • v.18 no.5 s.120
    • /
    • pp.530-538
    • /
    • 2007
  • An inductor library for efficient low cost RFIC design has been developed based on a standard digital 0.18 ${\mu}m$ CMOS process. The developed library provides four structural variations that are most popular in RFIC design; standard spiral structure, patterned ground shield(PGS) structure to enhance quality factor, stacked structure to enable high inductance values in a given silicon area, multilayer structure to lower series resistance. Electromagnetic simulation, equivalent circuit, and parameter extraction processes have been verified based on measurement results. The extensive measurement and simulation results of the inductor library can be a great asset for low cost RFIC design and development.

A Novel Prototype of Duty Cycle Controlled Soft-Switching Half-Bridge DC-DC Converter with Input DC Rail Active Quasi Resonant Snubbers Assisted by High Frequency Planar Transformer

  • Fathy, Khairy;Morimoto, Keiki;Suh, Ki-Young;Kwon, Soon-Kurl;Nakaoka, Mutsuo
    • Journal of Electrical Engineering and Technology
    • /
    • v.2 no.1
    • /
    • pp.89-97
    • /
    • 2007
  • This paper presents a new circuit topology of active edge resonant snubbers assisted half-bridge soft switching PWM inverter type DC-DC high power converter for DC bus feeding power plants. The proposed DC-DC power converter is composed of a typical voltage source-fed half-bridge high frequency PWM inverter with a high frequency planar transformer link in addition to input DC busline side power semiconductor switching devices for PWM control scheme and parallel capacitive lossless snubbers. The operating principle of the new DC-DC converter treated here is described by using switching mode equivalent circuits, together with its unique features. All the active power switches in the half-bridge arms and input DC buslines can achieve ZCS turn-on and ZVS turn-off commutation transitions. The total turn-off switching losses of the power switches can be significantly reduced. As a result, a high switching frequency IGBTs can be actually selected in the frequency range of 60 kHz under the principle of soft switching. The performance evaluations of the experimental setup are illustrated practically. The effectiveness of this new converter topology is proved for such low voltage and large current DC-DC power supplies as DC bus feeding from a practical point of view.