• Title/Summary/Keyword: Embedded Computer

Search Result 1,704, Processing Time 0.029 seconds

A Methodology for Reliability and Economic Analysis of Wind Energy Embedded Electric Power System (풍력을 포함하는 전력 시스템의 신뢰성과 경제성 해석 방법)

  • Jain, Amit;Min, Joon-Ki;Choi, Jae-Ho
    • Proceedings of the KIEE Conference
    • /
    • 2002.07b
    • /
    • pp.1316-1318
    • /
    • 2002
  • A methodology for reliability and economic analysis of wind embedded electric power system is presented in this paper. This is done by evaluating the reliability index, loss of load expectation (LOLE), for the power system with and without integration of wind system in the overall electric power system. Economic analysis of the wind energy embedded electric system is done in terms of conventional fuel saving assessment due to the use of wind power generation units.

  • PDF

An Embedded system for real time gas monitoring using an ART2 neural network

  • Cho, Jung-Hwan;Shim, Chang-Hyun;Lee, In-Soo;Lee, Duk-Dong;Jeon, Gi-Joon
    • 제어로봇시스템학회:학술대회논문집
    • /
    • 2003.10a
    • /
    • pp.479-482
    • /
    • 2003
  • We propose a real time gas monitoring system for classifying various gases with different concentrations. Using thermal modulation of operating temperature of two sensors, we extract patterns of gases from the voltage across the load resistance. We adopt the relative resistance as a pre-processing method and an ART2 neural network as a pattern recognition method. The proposed method has been implemented in a real time embedded system with tin oxide gas sensors, TGS 2611, 2602 and an MSP430 ultra-low power microcontroller in the test chamber.

  • PDF

A File System for Large-scale NAND Flash Memory Based Storage System

  • Son, Sunghoon
    • Journal of the Korea Society of Computer and Information
    • /
    • v.22 no.9
    • /
    • pp.1-8
    • /
    • 2017
  • In this paper, we propose a file system for flash memory which remedies shortcomings of existing flash memory file systems. Besides supporting large block size, the proposed file system reduces time in initializing file system significantly by adopting logical address comprised of erase block number and bitmap for pages in the block to find a page. The file system is suitable for embedded systems with limited main memory since it has small in-memory data structures. It also provides efficient management of obsolete blocks and free blocks, which contribute to the reduction of file update time. Finally the proposed file system can easily configure the maximum file size and file system size limits, which results in portability to emerging larger flash memories. By conducting performance evaluation studies, we show that the proposed file system can contribute to the performance improvement of embedded systems.

Implementation of an Integrated Messaging Gateway Based on OSGi

  • Kang, Kyu-Chang;Kang, Dong-Oh;Lee, Hyung-Jik
    • Proceedings of the Korean Institute of Intelligent Systems Conference
    • /
    • 2003.09a
    • /
    • pp.296-299
    • /
    • 2003
  • This paper presents the implementation of an integrated messaging gateway (IMG) based on the open services gateway initiative (OSGi) specification to deliver home messages between home and some telecommunication devices. The IMG has four service agents to support a diverse communication channel. In this paper, we describe a software architecture for a seamless messaging and device layouts in the IMG. And then, we detail each components allowing users to be notified automatically through a cellular phone, a telephone, and the Internet.

  • PDF

Design of a NAND Flash Memory File System to Improve System Boot Time

  • Park, Song-Hwa;Lee, Tae-Hoon;Chung, Ki-Dong
    • Journal of Information Processing Systems
    • /
    • v.2 no.3 s.4
    • /
    • pp.147-152
    • /
    • 2006
  • NAND flash memory-based embedded systems are becoming increasingly common. These embedded systems have to provide a fast boot time. In this paper, we have designed and proposed a flash file system for embedded systems that require fast booting. By using a Flash Image Area, which keeps the latest flash memory information such as types and status of all blocks, the file system mounting time can be reduced significantly. We have shown by experiments that our file system outperforms YAFFS and RFFS.

MOTION ESTIMATION METHOD BY EMPLOYING A STOCHASTIC SAMPLING TECHNIQUE

  • Seok, Jinwuk;Mah, Pyeong-Soo;Son, Yongki
    • Proceedings of the Korea Multimedia Society Conference
    • /
    • 2003.11b
    • /
    • pp.1006-1009
    • /
    • 2003
  • In a motion estimation method for use in encoding a moving picture, a full-pixel motion vector is estimated by stochastically sampling a pixel to be processed in a predetermined-sized block of a previous frame or a next frame as a reference frame for each of a plurality of equal-sized blocks in a current frame. Then, a half-pixel motion vector is estimated based on the full-pixel motion vector. Accordingly, both the calculation amount and the calculation time required for the motion estimation are effectively reduced. Further, it can be prevented that the hardware becomes complicated. .

  • PDF

An Implementation of Single Stack Multi-threading for Small Embedded Systems

  • Kim, Yong-Seok
    • Journal of the Korea Society of Computer and Information
    • /
    • v.21 no.4
    • /
    • pp.1-8
    • /
    • 2016
  • In small embedded systems including IoT devices, memory size is very small and it is important to reduce memory amount for execution of application programs. For multi-threaded applications, stack may consume a large amount of memory because each thread has its own stack of sufficiently large size for worst case. This paper presents an implementation of single stack multi-threading, called SSThread (Single Stack Thread), by sharing a stack for all threads to reduce stack memory size. By using SSThread, multi-threaded applications can be programmed based on normal C language environment and there is no requirement of transporting multi-threading operating systems. It consists of several library functions and various C macro definitions. Even though some functional restrictions in comparison to operating systems supporting complete multi-thread functionalities, it is very useful for small embedded systems with tiny memory size and it is simple to setup programming environment for multi-thread applications.

Low-Complexity Watermarking into SAO Offsets for HEVC Videos

  • Wu, Xiangjian;Jo, Hyun-Ho;Sim, Donggyu
    • IEIE Transactions on Smart Processing and Computing
    • /
    • v.5 no.4
    • /
    • pp.243-249
    • /
    • 2016
  • This paper proposes a new watermarking algorithm to embed watermarks in thr process of sample adaptive offsets (SAO) for high efficiency video coding (HEVC) compressed videos. The proposed method embeds two-bit watermark into the SAO offsets for each coding tree unit (CTU). To minimize visual quality degradation caused by embedding watermark, watermark bits are embedded into SAO offset depending on the SAO types of block. Furthermore, the embedded watermark can be extracted by simply adding four offsets and checking their least significant bits (LSB) at the decoder side. The experimental results show that the proposed method achieves 0.3% BD-rate increase without much visual quality degradation. Two-bit watermark for each CTU is embedded for more bit watermarking. In addition, the proposed method requires negligible computational load for watermark insertion and extraction.

A Tamper-Detection Scheme for BTC-Compressed Images with High-Quality Images

  • Nguyen, Thai-Son;Chang, Chin-Chen;Chung, Ting-Feng
    • KSII Transactions on Internet and Information Systems (TIIS)
    • /
    • v.8 no.6
    • /
    • pp.2005-2021
    • /
    • 2014
  • This paper proposes a novel image authentication scheme, aiming at tampering detection for block truncation coding (BTC) compressed image. The authentication code is generated by using the random number generator with a seed, and the size of the authentication code is based on the user's requirement, with each BTC-compressed image block being used to carry the authentication code using the data hiding method. In the proposed scheme, to obtain a high-quality embedded image, a reference table is used when the authentication code is embedded. The experimental results demonstrate that the proposed scheme achieves high-quality embedded images and guarantees the capability of tamper detection.

Supporting Java Components in the SID Simulation System

  • Ma'ruf, Hasrul;Febiansyah, Hidayat;Kwon, Jin-Baek
    • Journal of Information Processing Systems
    • /
    • v.8 no.1
    • /
    • pp.101-118
    • /
    • 2012
  • Embedded products are becoming richer in features. Simulation tools facilitate low-costs and the efficient development of embedded systems. SID is an open source simulation software that includes a library of components for modeling hardware and software components. SID components were originally written using C/C++ and Tcl/Tk. Tcl/Tk has mainly been used for GUI simulation in the SID system. However, Tcl/Tk components are hampered by low performance, and GUI development using Tcl/Tk also has poor flexibility. Therefore, it would be desirable to use a more advanced programming language, such as Java, to provide simulations of cutting-edge products with rich graphics. Here, we describe the development of the Java Bridge Module as a middleware that will enable the use of Java Components in SID. We also extended the low-level SID API to Java. In addition, we have added classes that contain default implementations of the API. These classes are intended to ensure the compatibility and simplicity of SID components in Java.