• JSTS:Journal of Semiconductor Technology and Science
• /
• 제15권3호
• /
• pp.365-373
• /
• 2015

We propose a simple and compact thyristor-based neuron circuit. The thyristor exhibits bi-stable characteristics that can mimic the action potential of the biological neuron, when it is switched between its OFF-state and ON-state with the help of assist circuit. In addition, a method of inter-neuron connection with synaptic devices is proposed, using double current mirror circuit. The circuit utilizes both short-term and long-term plasticity of the synaptic devices by flowing current through them and transferring it to the post-synaptic neuron. The double current mirror circuit is capable of shielding the pre-synaptic neuron from the post synaptic-neuron while transferring the signal through it, maintaining the synaptic conductance unaffected by the change in the input voltage of the post-synaptic neuron.

• 한국태양에너지학회 논문집
• /
• 제35권2호
• /
• pp.43-52
• /
• 2015

The performance of a photovoltaic array is affected by temperature, solar insolation, partial shading effect, and array configuration. Maximum power point tracking(MPPT) techniques are employed in photovoltaic systems to make full utilization of the PV array output power which depends on solar irradiation and ambient temperature. As much as MPPT is important in photovoltaic systems, many MPPT techniques have been developed. In this paper, several major existing MPPT methods are comparatively analyzed and novel hybrid MPPT algorithm is proposed. The proposed hybrid MPPT algorithm is developed in combination with traditional MPPT methods to complement each other for improving performance and mitigating partial shading effects. The proposed algorithm is implemented and validated using MATLAB/Simulink simulation tool.

• 대한전기학회논문지:전기물성ㆍ응용부문C
• /
• 제54권11호
• /
• pp.503-507
• /
• 2005

Both ratio error and phase angle error in voltage transformer(VT) depend on values of VT burden used. Thus, precise measurement of burden is very important for the evaluation of VT. A method of evaluation for VT burden has been developed by employing the portable decade resistor, with AC-DC resistance difference less than 10-3. The burden value(value and power factor) can be obtained by conductance and susceptance, obtained by measuring the change of ratio error and phase angle error caused by the resistance change of decade resistor. The burden value and power factor obtained by the method are consistent with those obtained using power analyzer within corresponding uncertainties.

• E2M - 전기 전자와 첨단 소재
• /
• 제16권9호
• /
• pp.62.1-62
• /
• 2003

Silicon oxide with thickness lee than 9 nm is fabricated by tube furnace oxidation. Nitrogen is added to dilute the oxidation rate. Aluminum dots with radius of 0.05 cm are deposited on the oixde. High frequency capacitance-voltage(HF C-V), conductance-voltage(G-V) and current-voltage(I-V) characteristics are measured. Annealing under nitrogen atmosphere is carried out with different time and at different temperature. Densities of the interface states before and after annealing are compared. After annealing, a decrease in density of the interface states is found. Experiments show that 45$0^{\circ}C$ annealing for 30 minutes has the lowest density of the interface states.

• 대한전기학회논문지
• /
• 제40권1호
• /
• pp.18-23
• /
• 1991

Recently SLAMECKA suggested the mathematical dynamic arc model of the SF6 gas circuit breaker [1]. The author applied the above dynamic arc model to the E.H.V. transmission line and investigated the interrupting capability of the SF6 gas circuit breaker. In particular the Runge-Kutta-England numerical method suitable for the use in systems that involve nonlinear dynamic arc and traveling wave was used by converting the current source into the voltage source in the DOMMEL's method [2]. The successful computer resultls were obtained and it was found that the arc time constant and the second derivative of the arc conductance are closely related to the interrupting capability of the SF6 gas circuit breaker.

• JSTS:Journal of Semiconductor Technology and Science
• /
• 제10권3호
• /
• pp.225-231
• /
• 2010

In this paper, we investigate the channel thermal noise in nanoscale MOSFETs. Simple analytical model of thermal noise factor in nanoscale MOSFETs is presented and it is verified with accurately measured noise data. The noise factor is expressed in terms of the channel conductance and the electric field in the gradual channel region. The proposed noise model can predict the channel thermal noise behavior in all operating bias regions from the long-channel to nanoscale MOSFETs. From the measurement results, we observed that the thermal noise model for the long-channel MOSFETs does not always underestimate the short-channel thermal noise.

• Journal of Electrical Engineering and Technology
• /
• 제6권2호
• /
• pp.270-274
• /
• 2011

This paper presents a parameterized simulation program with integrated circuit emphasis (SPICE) model of a two-level microbolometer based on negative-temperature-coefficient thin films, such as vanadium oxide or amorphous silicon. The proposed modeling begins from the electric-thermal analogy and is realized on the SPICE modeling environment. The model consists of parametric components whose parameters are material properties and physical dimensions, and can be used for the fast design study, as well as for the co-design with the readout integrated circuit. The developed model was verified by comparing the obtained results with those from finite element method simulations for three design cases. The thermal conductance and the thermal capacity, key performance parameters of a microbolometer, showed the average difference of only 4.77% and 8.65%, respectively.

• 대한전기학회논문지:전기물성ㆍ응용부문C
• /
• 제50권10호
• /
• pp.532-535
• /
• 2001

The sputtering condition of Cr thin film was established in order to get Cr gate electrode having a vertical wall structure for Mo-tip FEA. In case of Mo-tip FEA which had a vertically-etched Cr gate electrode, the field enhancement factor, was relatively increased and so the field emission performance in terms of turn-on voltage, emission current and trans-conductance could be improved when compared with the devices having a tapered gate wall.

• 전기학회논문지
• /
• 제59권6호
• /
• pp.1075-1082
• /
• 2010

This paper analyzes a operating characteristic for maximum power point tracking (MPPT) of photovoltaic generation system. MPPT methods are used to maximize PV array output power by tracking maximum power point(MPP) continuously. To increase the output efficiency of PV system, it is important to have more efficient MPPT. MPPT algorithm is widely used the control method such as the perturbation and observation(PO) method, incremental conductance(IC) method and constant voltage(CV) method. In case of the radiation is changed, this paper proposes a response characteristic with MPPT control algorithms. Also, it proposes the direct for a novel MPPT control algorithm development through the analyzed data, hereby proves the effectiveness of this paper.

• 전기학회논문지
• /
• 제60권10호
• /
• pp.1865-1874
• /
• 2011

This paper proposes a novel maximum power point tracking(MPPT) using a new fuzzy control(NFC) algorithm for robust in insolation variation. Maximum power point(MPP) of solar cell has to achieve for improving output efficiency because it is changed with insolation and temperature. Conventional MPPT controller such as constant voltage(CV), perturbation and observation(PO) and incremental conductance(IC) are researched. But these controller have the problem that is failure to MPP with environment changing. The proposed NFC controller is based the fuzzy control algorithm and able to robust control with environment changing. Also the proposed controller of PV system is modeled by PSIM and the response characteristics according to the parameter variation is compared and analyzed. The validity of this controller is proved through response results.