• Title/Summary/Keyword: Electric breakdown

Search Result 685, Processing Time 0.026 seconds

Analytical Calculation for the Breakdown Voltage of the Punchthrough Diode with Cylindrical Junction Edge (원통형 접합경계를 갖는 punchthrough 다이오드의 항복전압에 대한 해석적 계산)

  • Kim, Doo-Young;Kim, Han-Soo;Choi, Yearn-Ik;Han, Min-Koo
    • Proceedings of the KIEE Conference
    • /
    • 1994.07b
    • /
    • pp.1448-1450
    • /
    • 1994
  • The breakdown voltages of punchthrough-mode diodes with cylindrical junction are analytically calculated, The proposed method, which is based on th Gauss's law, estimates the lateral expansion of the depletion region as well as the electric field and the charge distribution. The proposed method is given in terms of epitaxial layer width, the epitaxial layer doping concentration, and curvature radius of the junction edge. The calculation results agree well with the MEDICI simulation results for various device parameters.

  • PDF

The Aging Diagnosis of OF Cable Insulation Oil by Characteristic Change (OF 케이블 절연유의 특성 변화에 따른 경년열화진단)

  • 윤구섭;정우성;김철운;김태성
    • Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
    • /
    • 1997.04a
    • /
    • pp.35-40
    • /
    • 1997
  • As demand of electric power are growing and transmission line limited owing to enlargement of the downtown area The eonfidence of underground transmission cable which shows gradual growth are high. It is found whether insulating ability is good or not. In this paper, The exper iment result is shown that the fall of insulating ability and take preventive measure through the analysis of tans, water content, dielectric breakdown voltage, total acid number, volume resistivity , and gas in the oil in an accordance with the characteristic change of oil used very much for insulating oil of cable.

  • PDF

Improvement of Thin-Gate Oxide using Nitridation and Reoxidation (질화와 재산화를 이용한 얇은 게이트 산화막의 질적 향상)

  • 이정석;장창덕;이용재
    • Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
    • /
    • 1998.11a
    • /
    • pp.1-4
    • /
    • 1998
  • In this paper, we have studied a variation of I-V characteristics, and time-dependent dielectric breakdown(TDDB) of thin layer NO and ONO film depending on nitridation and reoxidation time, respectively, and measured a variation of leakage current and charge-to-breakdown(Q$\_$bd/) of optimized NO and ONO film depending on ambient temperature, and then compared with the properties of conventional SiO$_2$. From the results, we find that these NO and ONO thin films are strongly influenced by process time and the optimized ONO film shows superior dielectric characteristics, and Q$\_$bd/ performance over the NO film and SiO$_2$, while maintaining a similar electric field dependence compared with NO layer.

  • PDF

Characteristics of EHV Bushing and a New Design for the Improved Performance (특고압 부싱의 특성분석 및 성능향상을 위한 새로운 설계)

  • Kim, Chan-Young;Song, Il-Keun;Kim, Ju-Yong;Lee, Byung-Sung;Park, Keun-Hyung
    • Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
    • /
    • 2002.07b
    • /
    • pp.886-889
    • /
    • 2002
  • This paper describes the characteristic analyses and a new design of the bushing for the pole transformers. The mechanical breakdown of the upper part of the bushing was frequently occurred. This caused the leakage of mineral oil, resulted in the interruption of electric power. Therefore, the bushings were investigated by the material analytical method and Finite Element Method. The analyses were performed by the Induced Coupled Plasma(ICP), X-ray diffraction(XRD), Scanning Electron Microscopy(SEM), and Dielectric Thermal Analyzer(DETA). Also, the Von-Mises stress of the top part of bushing was determined by using ANSYS program. The Von-Mises stress of the newly designed bushing was reduced about 50%. Therefore, if we apply the newly designed bushing, the number of mechanical breakdown may be decreased.

  • PDF

Design of 100-V Super-Junction Trench Power MOSFET with Low On-Resistance

  • Lho, Young-Hwan;Yang, Yil-Suk
    • ETRI Journal
    • /
    • v.34 no.1
    • /
    • pp.134-137
    • /
    • 2012
  • Power metal-oxide semiconductor field-effect transistor (MOSFET) devices are widely used in power electronics applications, such as brushless direct current motors and power modules. For a conventional power MOSFET device such as trench double-diffused MOSFET (TDMOS), there is a tradeoff relationship between specific on-state resistance and breakdown voltage. To overcome the tradeoff relationship, a super-junction (SJ) trench MOSFET (TMOSFET) structure is studied and designed in this letter. The processing conditions are proposed, and studies on the unit cell are performed for optimal design. The structure modeling and the characteristic analyses for doping density, potential distribution, electric field, width, and depth of trench in an SJ TMOSFET are performed and simulated by using of the SILVACO TCAD 2D device simulator, Atlas. As a result, the specific on-state resistance of 1.2 $m{\Omega}-cm^2$ at the class of 100 V and 100 A is successfully optimized in the SJ TMOSFET, which has the better performance than TDMOS in design parameters.

An analytic model for planar devices with multiple floating rings (다수의 전계제한링을 갖는 planar소자의 해석적 모델)

  • 배동건;정상구
    • Journal of the Korean Institute of Telematics and Electronics A
    • /
    • v.33A no.6
    • /
    • pp.136-143
    • /
    • 1996
  • A simple analytic model for the planar junctions with multiple foating field limiting rings(FLR) is presented which yields analytic expressions for the breakdown voltage and optimum ring spacings. the normalized potential of each ring is derived as a function of the normalized depletion width and the ring spacing. Based on the assumption that the breakdwon occurs simulataneously at cylindrical junctions of FLR structure where the peak sruface electric fields are equal, the optimum ring spacings are determined. The resutls are in good agreement with the simulations obtained from two dimensional device simulation program MEDICI and with the experimental data reported. The normalized experessions allow a calculation of breakdown voltage and optimum spacing over a broad range of junction depth and background doping levels.

  • PDF

Analytical Breakdown Voltage for 4H-SiC ${p^+}$ Junction (4H-SiC ${p^+}$접합의 해석적 항복 전압)

  • Jeong, Yong-Seong
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.39 no.1
    • /
    • pp.12-17
    • /
    • 2002
  • In this paper, an effective ionization coefficient for 4H-SiC is extracted in the form of c .E$^{m}$ from ionization coefficients of electron and hole. Analytical expressions for critical electric field and breakdown voltage of 4H-SiC p$^{+}$n junction are derived by employing the effective ionization coefficient. The analytic results agree well with the experimental ones reported within 10% in error for the doping concentration in the range of 10$^{15}$ cm$^{-3}$ ~10$^{18}$ cm$^{-3}$ . .

A Study on the Leakage Current Voltage of Hybrid Type Thin Films Using a Dilute OTS Solution

  • Kim Hong-Bae;Oh Teresa
    • Journal of the Semiconductor & Display Technology
    • /
    • v.5 no.1 s.14
    • /
    • pp.21-25
    • /
    • 2006
  • To improve the performance of organic thin film transistor, we investigated the properties of gate insulator's surface according to the leakage current by I-V measurement. The surface was treated by the dilute n-octadecyltrichlorosilane solution. The alkyl group of n-octadecyltrichlorosilane induced the electron tunneling and the electron tunneling current caused the breakdown at high electric field, consequently shifting the breakdown voltage. The 0.5% sample with an electron-rich group was found to have a large leakage current and a low barrier height because of the effect of an energy barrier lowered by, thermionic current, which is called the Schottky contact. The surface properties of the insulator were analyzed by I-V measurement using the effect of Poole-Frankel emission.

  • PDF

A Study on the double-layered dielectric films of tantalum oxide and silicon nitride formed by in situ process (연속 공정으로 형성된 탄탈륨 산화막 및 실리콘 질화막의 이중유전막에 관한 연구)

  • 송용진;박주욱;주승기
    • Journal of the Korean Institute of Telematics and Electronics A
    • /
    • v.30A no.1
    • /
    • pp.44-50
    • /
    • 1993
  • In an attempt to improve the electrical characteristics of tantalum pentoxide dielectric film, silicon substrate was reacted with a nitrogen plasma to form a silicon nitride of 50.angs. and then tantalum pentoxide thin films were formed by reactive sputtering in the same chamber. Breakdown field and leakage current density were measured to be 2.9 MV/cm and 9${\times}10^{8}\;A/cm^{2}$ respectively in these films whose thickness was about 180.angs.. With annealing at rectangular waveguides with a slant grid are investigated here. In particular, 900.deg. C in oxygen ambient for 100 minutes, breakdown field and leakage current density were improved to be 4.8 MV/cm and 1.61.6${\times}10^{8}\;A/cm^{2}$ respectively. It turned out that the electrical characteristics could also be improved by oxygen plasma post-treatment and the conduction mechanism at high electric field proved to be Schottky emission in these double-layered films.

  • PDF

A Study on the SOI LDMOS with a Tapered Field Plate (경사진 Field Plate을 갖는 SOI LDMOS에 관한 연구)

  • Na, Jong-Min;Choi, Yearn-Ik
    • Proceedings of the KIEE Conference
    • /
    • 1995.11a
    • /
    • pp.367-369
    • /
    • 1995
  • An SOI LDMOS(Silicon-On-Insulator Lateral Double diffused MOSPET) with a tapered field plate is proposed and investigated in terms of the breakdown voltage and on-resistance using 2-D simulator, MEDICI. The results of conventional SOI LDMOS with a stepped field plate are reported for the comparison. Simulated breakdown voltage of the proposed LDMOS is found to be higher than that of conventional LDMOS since surface electric field can be reduced due to the field plate over the tapered oxide. On-resistance of proposed LDMOS is found to be lower than that of conventional LDMOS by 10%.

  • PDF