• Title/Summary/Keyword: Dual Time Delay

Search Result 114, Processing Time 0.026 seconds

Adaptive Cross-Layer Resource Optimization in Heterogeneous Wireless Networks with Multi-Homing User Equipments

  • Wu, Weihua;Yang, Qinghai;Li, Bingbing;Kwak, Kyung Sup
    • Journal of Communications and Networks
    • /
    • v.18 no.5
    • /
    • pp.784-795
    • /
    • 2016
  • In this paper, we investigate the resource allocation problem in time-varying heterogeneous wireless networks (HetNet) with multi-homing user equipments (UE). The stochastic optimization model is employed to maximize the network utility, which is defined as the difference between the HetNet's throughput and the total energy consumption cost. In harmony with the hierarchical architecture of HetNet, the problem of stochastic optimization of resource allocation is decomposed into two subproblems by the Lyapunov optimization theory, associated with the flow control in transport layer and the power allocation in physical (PHY) layer, respectively. For avoiding the signaling overhead, outdated dynamic information, and scalability issues, the distributed resource allocation method is developed for solving the two subproblems based on the primal-dual decomposition theory. After that, the adaptive resource allocation algorithm is developed to accommodate the timevarying wireless network only according to the current network state information, i.e. the queue state information (QSI) at radio access networks (RAN) and the channel state information (CSI) of RANs-UE links. The tradeoff between network utility and delay is derived, where the increase of delay is approximately linear in V and the increase of network utility is at the speed of 1/V with a control parameter V. Extensive simulations are presented to show the effectiveness of our proposed scheme.

An Efficient Bandwidth Utilization Mechanism for the IEEE 802.6 MAN (IEEE 802.6 MAN을 위한 효율적 대역폭 사용 메카니즘)

  • 강문식;유시훈;조명석;이상배
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.18 no.3
    • /
    • pp.310-317
    • /
    • 1993
  • This paper presents a mechanism for improving performance of the IEEE 802.6 MAN(Metropolitan Area Network), a dual-bus structured high-speed communication network, by a more efficient use of bandwidth. The MAN protocol is able to handle various traffic and offers better transmission speed than the conventional LAN, but the unidirectional bus structure and propagation delay of request bits results in unfairness since higher nodes use more bandwidth. As the number of stations and the distances between them are increased, the problem becomes mere serious. As a solution, this paper presents a method that every station enables to identify the used slots, and that a specified class denoted 'erasure station' has with the functions of destination release, slot reuse. As a result, it is export to improve network bandwidth values of each station and the throughput and delay time was analytically analyzed, and it is shown that according to computer simulation results, this mechanism improves the network performance.

  • PDF

Output Current DC offset Removal Method for Trans-less PV Inverter (무변압기형 태양광 인버터의 출력 전류 DC offset 제거 방법)

  • Hong, Ki-Nam;Choy, Ick;Choi, Ju-Yeop;Lee, Sang-Chul;Lee, Dong-Ha
    • Journal of the Korean Solar Energy Society
    • /
    • v.32 no.spc3
    • /
    • pp.255-261
    • /
    • 2012
  • Since PV PCS uses output current sensor for ac output current control, the sensor's sensing value includes unnecessary offset inevitably. If PV inverter is controlled by the included offset value, it's output current will generate DC offset. The DC offset of output current for trans-less PV inverter is fatal to grid, which results in saturating grid side transformer. Usually DSP controller of PV inverter reads several times sensing value during initial operation and, finally, it's average value is used for offset calibration. However, if temperature changes, the offset changes, too. And also, the switch device is not ideal, both each switching element of the voltage drop difference and on & off time delay difference generate DC offset. Thus, to compensate for deadtime and the switch voltage drop, feedback control by output current DC offset should be provided to compensate additional distortion of the output current. The validity of the proposed method is confirmed through PSIM simulation.

Faultless Protection Methods in Self-Healing Ethernet Ring Networks

  • Lee, Kwang-Koog;Ryoo, Jeong-Dong;Joo, Bheom Soon
    • ETRI Journal
    • /
    • v.34 no.6
    • /
    • pp.816-826
    • /
    • 2012
  • Self-healing Ethernet rings show promise for realizing the SONET/SDH-grade resilience in Carrier Ethernet infrastructures. However, when a ring is faulty, high-priority protection messages are processed in less time than low-priority data frames are processed. In this situation, any delayed data frames either being queued or traveling through long ring spans will cause the ring nodes to generate incorrect forwarding information. As a result, the data frames spread in the wrong direction, causing the ring to become unstable. To solve this problem, we propose four schemes, that is, dual flush, flush delay timer setting, purge triggering, and priority setting, and evaluate their protection performance under various traffic conditions on a ring based on the Ethernet ring protection (ERP) method. In addition, we develop an absorbing Markov chain model of the ERP protocol to observe how traffic congestion can impact the protection performance of the proposed priority setting scheme. Based on our observations, we propose a more reliable priority setting scheme, which guarantees faultless protection, even in a congested ring.

Traffic Modeling and Call Admission Control GCRA-Controlled VBR Traffic in ATM Network (ATM 망에서 UPC 파라미터로 제어된 VBR 트래픽 모델링 및 호 수락 제어)

  • 정승욱;정수환
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.27 no.7C
    • /
    • pp.670-676
    • /
    • 2002
  • The object of ATM network is to the guarantee quality of service(QoS). Therefore, various of traffic management schemes have been proposed. Among these schemes, call admission control(CAC) is very important to provide real-time services and ON-OFF model, which is single source traffic model, has been used. But ON-OFF model differ from GCRA(Generic Cell Rate Algorithm) controlled traffic in ATM network. In this paper, we analyze the traffic, which is controlled as dual GCRA, and propose TWM(Three-state Worst-case Model), which is new single source traffic model. We also proposed CAC to guarantee peak-to-peak CDV(Cell Delay Variation) based on the TWM. In experiments, ON-OFF model and TWM are compared to show that TWM is superior to ON-Off model in terms of QoS guaranteeing.

Design of a 2.5 Gbps CMOS optical transmitter with 10:1 serializer using clock generation method (Reference clock 생성기를 이용한 10:1 데이터 변환 2.5 Gbps 광 송신기 설계)

  • Kang, Hyung-Won;Kim, Kyung-Min;Choi, Young-Wan
    • 한국정보통신설비학회:학술대회논문집
    • /
    • 2005.08a
    • /
    • pp.159-165
    • /
    • 2005
  • The proposed optical transmitter is composed of FF(flip flop) , PLL (phase locked loop), reference clock generator, serializer and LD driver 10x250 Mb/s data arrays are translated to the 2.5 Gb/s data signal by serializer. In this case, 1 data bus is allocated usually as a reference clock for synchronization. In this proposed optical transmitter, 125 MHz reference clock is generated from 10x250 Mb/s data arrays by reference clock generator. From this method. absent of reference clock bus is available and more data transmission become possible. To achieve high speed operation, the serializer circuit is designed as two stacks. For 10:1 serialization, 10 clocks that have 1/10 lambda differences is essential, so the VCO (voltage controlled oscillator) composed of 10 delay buffers is designed. PLL is for runing at 250 MHz, and dual PFD(phase frequency detector) is adopted for fast locking time. The optical transmitter is designed by using 0.35 um CMOS technology.

  • PDF

A Microscopic Traffic Simulation Model for Urban Network Performance Evaluation (도시 가로망시설 운영효율평가를 위한 모의실험 모형개발)

  • 하동익;오영태;정준하
    • Journal of Korean Society of Transportation
    • /
    • v.13 no.1
    • /
    • pp.185-203
    • /
    • 1995
  • The purpose of this paper is to develop a microscopic traffic simulation model which is able to both analyze and the evaluate signlaized urban network and to verify its usefulness in comparison with the other model which has alfeady been released. This simulation model adopts the General Motor's 5th model for car-following and introduces an unique lanechanging rule using acceptable gap. It analyzes single and dual-ring signal phases and generates detector information . So it could be applied to dynamic route guidance systems as wel as real time signal control systems. The results derived from Netsim and the observed data from the real network have been used to test the validit of the proposed model. The result of the test has shown that there are no significant differences between the NETSIM model and the proposed model in estimating travel speed and stopped delay. In optimum offset estimatin , it has shown the same results with NETSIM. the measure of effectiveness , however, derived from this model is slightly better than that of the real network situation. This may be due to the fact that the proposed model does not take into account side frictions from interferences and obstacles.

  • PDF

Kinetic Study on the Low-lying Excited States of Ga Atoms in Ar

  • Kuntack Lee;Ju Seon Goo;Ja Kang Ku
    • Bulletin of the Korean Chemical Society
    • /
    • v.15 no.8
    • /
    • pp.663-669
    • /
    • 1994
  • Decay kinetics of Ga(5s), Ga(5p) and Ga(4d) atoms in Ar were studied by laser induced fluorescence technique. Theground state gallium atoms in the gas phase were generated by pulsed dc discharge of trimethyl gallium and argon mixtures. Both pulsed discharge and YAG-DYE laser system were controlled by a dual channel pulse generator and the delay time between the end of discharge and laser pulses was set 3.0-6.0 ms. The Ga(5s) and Ga(4d) atoms were generated by single photon excitation from the ground state Ga atoms and radiative lifetimes as well as the total quenching rate constants in Ar were obtained from the pressure dependence of the fluorescence decay rates. The Ga(5p) atoms were populated by a two-photon excitation method and the cascade fluorescence from Ga(5s) atoms were analyzed to extract quenching rate constant of Ga(5p) atoms by Ar in addition to radiative lifetimes of Ga(5p) state. The magnitudes of the quenching rate constants by Ar for the low-lying excited states of Ga atoms are 1.6-3$ {\times}10^{-11}cm^3$ molecul$e^{-1}s^{-1}$, which are much larger than those for alkali, alkaline earth and Group 12 metals. Based on the measured rate constants, kinetic simulations were done to assign state-to-state rate constants.

A study on the low power architecture of multi-giga bit synchronous DRAM's (Giga Bit급 저전력 synchronous DRAM 구조에 대한 연구)

  • 유회준;이정우
    • Journal of the Korean Institute of Telematics and Electronics C
    • /
    • v.34C no.11
    • /
    • pp.1-11
    • /
    • 1997
  • The transient current components of the dRAM are analyzed and the sensing current, data path operation current and DC leakage current are revealed to be the major curretn components. It is expected that the supply voltage of less than 1.5V with low VT MOS witll be used in multi-giga bit dRAM. A low voltage dual VT self-timed CMOS logic in which the subthreshold leakage current path is blocked by a large high-VT MOS is proposed. An active signal at each node of the nature speeds up the signal propagation and enables the synchronous DRAM to adopt a fast pipelining scheme. The sensing current can be reduced by adopting 8 bit prefetch scheme with 1.2V VDD. Although the total cycle time for the sequential 8 bit read is the same as that of the 3.3V conventional DRAM, the sensing current is loered to 0.7mA or less than 2.3% of the current of 3.3V conventional DRAM. 4 stage pipeline scheme is used to rduce the power consumption in the 4 giga bit DRAM data path of which length and RC delay amount to 3 cm and 23.3ns, respectively. A simple wave pipeline scheme is used in the data path where 4 sequential data pulses of 5 ns width are concurrently transferred. With the reduction of the supply voltage from 3.3V to 1.2V, the operation current is lowered from 22mA to 2.5mA while the operation speed is enhanced more than 4 times with 6 ns cycle time.

  • PDF

Carrier Phase Based Cycle Slip Detection and Identification Algorithm for the Integrity Monitoring of Reference Stations

  • Su-Kyung Kim;Sung Chun Bu;Chulsoo Lee;Beomsoo Kim;Donguk Kim
    • Journal of Positioning, Navigation, and Timing
    • /
    • v.12 no.4
    • /
    • pp.359-367
    • /
    • 2023
  • In order to ensure the high-integrity of reference stations of satellite navigation system, cycle slip should be precisely monitored and compensated. In this paper, we proposed a cycle slip algorithm for the integrity monitoring of the reference stations. Unlike the legacy method using the Melbourne-Wübbena (MW) combination and ionosphere combination, the proposed algorithm is based on ionosphere combination only, which uses high precision carrier phase observations without pseudorange observations. Two independent and complementary ionosphere combinations, Ionospheric Negative (IN) and Ionospheric Positive (IP), were adopted to avoid insensitive cycle slip pairs. In addition, a second-order time difference was applied to the IN and IP combinations to minimize the influence of ionospheric and tropospheric delay even under severe atmosphere conditions. Then, the cycle slip was detected by the thresholds determined based on error propagation rules, and the cycle slip was identified through weighted least square method. The performance of the proposed cycle slip algorithm was validated with the 1 Hz dual-frequency carrier phase data collected under the difference levels of ionospheric activities. For this experiment, 15 insensitive cycle slip pairs were intentionally inserted into the raw carrier phase observations, which is difficult to be detected with the traditional cycle slip approach. The results indicate that the proposed approach can successfully detect and compensate all of the inserted cycle slip pairs regardless of ionospheric activity. As a consequence, the proposed cycle slip algorithm is confirmed to be suitable for the reference station where real time high-integrity monitoring is crucial.