• Journal of Information Display
• /
• v.11 no.4
• /
• pp.173-181
• /
• 2010

In this paper, light-emitting-diode (LED) backlight driving circuits and dimming method for medium-sized and large liquid crystal displays (LCDs) are proposed. The double loop control method, the intelligent-phase-shifted PWM dimming method, the fast-switching current regulator, and the current matching techniques are proposed to improve not only the current regulation characteristics and the power efficiency but also the current matching characteristics and the transient response of the LED current. The brightness of the backlight using the proposed local dimming method was determined from the histogram of the local block to reduce the power consumption of the backlight without image distortion. The measured maximum power efficiency of the LED backlight driving circuit for medium-sized LCDs was 90%, and the simulation results showed an 88% maximum power efficiency of the LED backlight driving circuit for large LCDs. The maximum backlight power-saving ratio of the proposed dimming method was 41.7% in the simulation with a high-contrast image. The experiment and simulation results showed that the performance of LEDs as LCD backlight units (BLUs) improved with the proposed circuits and method.

• Journal of the Korea Institute of Information and Communication Engineering
• /
• v.14 no.6
• /
• pp.1505-1510
• /
• 2010

Response to nerve stimulation platform for implementing measures to detect finger movement has been functioning as an important factor. The finger movement of the muscle response to nerve stimulation and sensing Actuator for the H/W development is needed. In addition, a low power embedded CPU based on the top was used. H/W configuration portion of the isolation power, constant current control, High impedance INA, amplifier parts, and the stimulus mode and the Micro-control the status of current, AD converter Low Data obtained through the processing system is implemented.

• Proceedings of the Korean Institute of IIIuminating and Electrical Installation Engineers Conference
• /
• 2000.11a
• /
• pp.225-230
• /
• 2000

This paper describes a double-ended current fed push-pull type high frequency resonant inverter used as the power supply for wax-sealing. The proposed inverter can realize ZVS operation by using resonant capacitor to ZVS capacitor and has some merits not only reduction of switch current distribution but also extension of load range compare to the conventional single-ended current fed push-pull type high frequency resonant inverter. This analysis of proposed circuit uses normalized parameter ad characteristic estimation which is needed in each step before design is generally described according to normalized frequency($\mu$), normalized resistance(λ) and parameters. It is also presented as an example of method of the circuit design based on estimation analysis values from theoretical analysis. The theoretical analysis is proved through experiment and this circuit shows that it can be used practically as the power supply system for wax-sealing and DC-DC converter.

• Journal of Power Electronics
• /
• v.18 no.6
• /
• pp.1683-1696
• /
• 2018

Under the conventional control strategy, the asymmetry of arm impedances may result in the poor operating performance of modular multilevel converters (MMCs). For example, fundamental frequency oscillation and double frequency components may occur in the dc and ac sides, respectively; and submodule (SM) capacitor voltages among the arms may not be balanced. This study presents an enhanced control strategy to deal with these problems. A mathematical model of an MMC with asymmetric arm impedance is first established. The causes for the above phenomena are analyzed on the basis of the model. Subsequently, an enhanced current control with five integrated proportional integral resonant regulators is designed to protect the ac and dc terminal behavior of converters from asymmetric arm impedances. Furthermore, an enhanced capacitor voltage control is designed to balance the capacitor voltage among the arms with high efficiency and to decouple the ac side control, dc side control, and capacitor voltage balance control among the arms. The accuracy of the theoretical analysis and the effectiveness of the proposed enhanced control strategy are verified through simulation and experimental results.

• The Transactions of the Korean Institute of Power Electronics
• /
• v.25 no.6
• /
• pp.459-468
• /
• 2020

The pole interaction of the line-commutated converter high-voltage direct current (HVDC) is analyzed, and a practical solution that uses a surge arrester is proposed. Jeju HVDC No. 2 is a double-monopole HVDC link that has a rated power capacity of 2 × 200 MW and was commissioned in 2012. During normal operation, Jeju HVDC No. 2 is operated in the bipolar mode to minimize the loss caused by the dedicated metallic return. However, when one pole of the inverter valve is bypassed, a commutation failure can occur in the other pole. This phenomenon is called pole interaction in this work. This pole interaction interrupts the HVDC power transfer for almost 2 s and may affect the stability of the power system. This research proposes the installation of a surge arrester at the inverter neutral, which can be an effective and practical solution for pole interaction. The HVDC system is analyzed, and the residual voltage of the surge arrester is determined. Detailed simulation using PSCAD/EMTDC demonstrates that the proposed method eliminates the pole interaction of the bipolar-operated HVDC.

• Journal of the Institute of Electronics Engineers of Korea SD
• /
• v.47 no.4
• /
• pp.62-68
• /
• 2010

This work proposes a 10b 100MS/s DAC based on a segmented local matching technique primarily for small chip area. The proposed DAC employing a segmented current-steering structure shows the required high linearity even with the small number of devices and demonstrates a fast settling behavior at resistive loads. The proposed segmented local matching technique reduces the number of current cells to be matched and the size of MOS transistors while a double-cascode topology of current cells achieves a high output impedance even with minimum sized devices. The prototype DAC implemented in a 0.13um CMOS technology occupies a die area of $0.13mm^2$ and drives a $50{\Omega}$ load resistor with a full-scale single output voltage of $1.0V_{p-p}$ at a 3.3V power supply. The measured DNL and INL are within 0.73LSB and 0.76LSB, respectively. The maximum measured SFDR is 58.6dB at a 100MS/s conversion rate.

• Journal of the Korean Institute of Illuminating and Electrical Installation Engineers
• /
• v.21 no.3
• /
• pp.35-43
• /
• 2007

In this paper, the inductive power collector using electromagnetic induction for vehicle such as the PRT(Personal Rapid Transit) system is suggested and son ideas for power collector design to improve tile power transfer performance are presented. And also, the analysis of the inductive power transfer system in conjunction with series resonant converter operating variable high frequency is shown. Of particular interest is the sensitivity of the complete system to variations in operational frequency and parameters. In inductive power transfer system electrical power is transferred from a primary winding in the form of a coil or tract to one or more isolated pick-up coils that my relative to the primary. The ability to transmit power without contact enables high reliability and easy maintenance that allows inductive power transfer system to be implemented in hostile environments. This technology has found application in many fields such as electric vehicles, PRT(Personal Rapid Transit) etc. But, low output power is generated due to a loosely coupled characteristic of the large air-gap. Therefore, we will show you various characteristic of inductive power transfer system as double layer construction of secondary winding, which was divided in half to increase both output current and output voltage, a model of power collector and parallel winding structure, a model of concentration/ decentralization winding and the effects of parameter and operational frequency variation.

• Journal of IKEEE
• /
• v.14 no.3
• /
• pp.190-198
• /
• 2010

This paper describes a auto focus piezo actuator driver IC for portable digital camera. The 80[V] DC voltage is generated by a DC-DC converter and supplied to power of piezo moving control circuit. The voltage of piezo actuator needs range -20[V] to 80[V] proportional to 1[Vp-p] input control voltages. The dimensions and number of external parts are minimized in order to get a smaller hardware size. IIC(Inter-IC) interface logic is designed for data interface and it makes debugging easy, test for mass productions. The power consumption is around 40[mW] with supply voltage of 3.6[V]. This device has been fabricated in a 0.6[um] double poly, triple metal 100[V] BCD MOS process and whole chip size is 1600*1500 [$um^2$].

• The Journal of Korean Academy of Prosthodontics
• /
• v.45 no.5
• /
• pp.687-695
• /
• 2007

Statement of problem: The proper contact relation between adjacent teeth in each arch plays an important role in the stability and maintenance of the integrity of the dental arches. Proximal contact has been defined as the area of a tooth that is in close association, connection, or touch with an adjacent tooth in the same arch. Purpose: The aim of this study was to develop a digital device for measuring the proximal tooth contact tightness by pulling a thin stainless steel strip (2mm wide, 0.03mm thick) inserted between proximal tooth contact. Material and method: This device consists of measuring part, sensor part, motor part and body part. The stainless steel strip was connected to a stain gauge. The strain gauge was designed to convert the frictional force into a compressive force. This compressive force was detected as a electrical signal and the electrical signal was digitalized by a A/D converter. The digital signals were displayed by a micro-processor. The pulling speed was 8mm/s. Results: For testing reliability of the device in vivo, two healthy young adults (A, B) participated in this experiment. The tightness of proximal tooth contact between the second premolar and the first molar of mandible (subject A) and maxilla (subject B) was measured fifteen times for three days at rest. We double-checked the accuracy of the device with a Universal Testing Machine. Output signals from the Universal Testing Machine and the measuring device were compared. Regression analysis showed high linearity between these two signals. In vivo test, no significant differences were found between measurements. Conclusion: This device has shown to he capable of producing reliable and reproducible results in measuring proximal tooth contact. Therefore, it was considered that this device was appropriate to apply clinically.

• Journal of the Institute of Electronics Engineers of Korea SD
• /
• v.38 no.1
• /
• pp.69-78
• /
• 2001

This paper presents the design and FPGA implementation of a FLEX PSP(Protocol Signal Processor) for the portable high speed paging system. In this approach, two algorithms are newly proposed for implementing the PSP which provides capabilities of the maximum 6,400bps at speed, high-channel throughput, real time error correction and an effective frame search function. One is an accurate symbol synchronization algorithm which is applied for synchronizing the interleaved 4-level bit symbols which are received at input stage of A/D converter, and the other is a modified fast decoding algorithm which is provided for realizing double error correction of (31,21)BCH signal. The PSP is composed of six functional modules, and each module is modelled in VHDL(VHSIC Hardware Description Language). Both functional simulation and logic synthesis have performed for the proposed PSP through the use of Synopsys$^{TM}$ tools on a Axil-320 Workstation, and where Altera 10K libraries are used for logic synthesis. From logic synthesis, we can see that the number of gates is about 2,631. For FPGA implementation, timing simulation is performed by using Altera MAX+ PLUS II, and its results will be also given. The PSP which is implemented in 6 FPGA devices on a PCB has been verified by means of Logic Analyzer.r.