• Journal of the Korean Institute of Telematics and Electronics A
• /
• v.29A no.9
• /
• pp.56-64
• /
• 1992

Because of a small bandgap energy, a high doping density, and a low operating temperature, the dark current in HgCdTe photodiode is almost composed of a tunneling current. The tunneling current is devided into an indirect tunneling current via traps and a band-to-band direct tunneling current. The indirect tunneling current dominates the dark current for a relatively high temperature and a low reverse bias and forward bias. For a low temperature and a high reverse bias the direct tunneling current dominates. In this paper, to verify the tunneling currents in HgCdTe photodiode, the new tunneling-recombination equation via trap is introduced and tunneling-recombination current is calculated. The new tunneling-recombination equation via trap have the same form as SRH (Shockley-Read-Hall) generation-recombination equation and the tunneling effect is included in recombination times in this equation. Chakrabory and Biswas's equation being introduced, band to band direct tunneling current are calculated. By using these equations, HgCdTe (mole fraction, 0.29 and 0.222) photodiodes are analyzed. Then the temperature dependence of the tunneling-recombination current via trap and band to band direct tunneling current are shown and it can be known what is dominant current according to the applied bias at athe special temperature.

• Proceedings of the Korean Institute of Information and Commucation Sciences Conference
• /
• 2018.10a
• /
• pp.512-513
• /
• 2018

Trap-assisted-tunneling (TAT) degrades subthreshold slope of real-world tunneling field-effect-transistors (TFET) and it should be considered in the simulation. However, its mechanism is not very well understood in line tunneling type L-shaped TFET (LTFET). This study investigates TAT mechanism in LTFETs using dynamic nonlcoal Schenk model. Both phonon assisted and direct band to trap tunneling events are considered in this study.

• Journal of the Korea Institute of Information and Communication Engineering
• /
• v.7 no.4
• /
• pp.719-724
• /
• 2003

In this paper, we have presented the simulation results about threshold voltage of nano scale lightly doped drain (LDD) MOSFET with halo doping profile. Device size is scaled down from 100nm to 40nm using generalized scaling. We have investigated the threshold voltage for constant field scaling and constant voltage scaling using the Van Dort Quantum Correction Model (QM) and direct tunneling current for each gate oxide thickness. We know that threshold voltage is decreasing in the constant field scaling and increasing in the constant voltage scaling when gate length is reducing, and direct tunneling current is increasing when gate oxide thickness is reducing. To minimize the roll off characteristics for threshold voltage of MOSFET with decreasing channel length, we know $\alpha$ value must be nearly 1 in the generalized scaling.

• Proceedings of the Korean Institute of Information and Commucation Sciences Conference
• /
• 2002.11a
• /
• pp.494-497
• /
• 2002

In this paper, we have presented the simulation results about threshold voltage of nano scale lightly doped drain (LDD) MOSFET with halo doping profile. Device size is scaled down from 100nm to 40nm using generalized scaling. We have investigated the threshold voltage for constant field scaling and constant voltage scaling using the Van Dort Quantum Correction Model(QM) and direct tunneling current for each gate oxide thickness. We know that threshold voltage is decreasing in the constant field scaling and increasing in the constant voltage scaling when gate length is reducing, and direct tunneling current is increasing when gate oxide thickness is reducing. To minimize the roll-off characteristics for threshold voltage of MOSFET with decreasing channel length, we know u value must be nearly 1 in the generalized scaling.

• The Journal of Korean Institute of Communications and Information Sciences
• /
• v.42 no.3
• /
• pp.585-594
• /
• 2017

Wireless Docking system can provide enhanced convenience to user experience of handheld device such as smart phone by using previously deployed peripheral devises such as monitor and keyboard. In this environment, user can easily use the handheld device with variable peripheral devices at any docking system place. This system would be composed of peripherals except host computing device contrarily to previous desktop and laptop environment. For this system, Wi-Fi Alliance has been developing standard technology based on Wi-Fi Direct(Wi-Fi Peer-to-Peer Technical Specifications v1.2, 2010) technology. However, this system can make a problem which may lead to complex connectivity on handheld device due to non-compatible communication interface. To address given problem, we designed a new method of Bluetooth tunneling technology via previous Wi-Fi Direct communication, and evaluated it with experiment results.

• JSTS:Journal of Semiconductor Technology and Science
• /
• v.8 no.2
• /
• pp.164-169
• /
• 2008

The effects of the antisite related defects on the electronic structure of silica and the gate leakage current have been investigated using first-principles calculations. Energy levels related to the antisite defects in silicon dioxide have been introduced into the bandgap, which are nearly 2.0 eV from the top of the valence band. Combining with the electronic structures calculated from first-principles simulations, tunneling currents through the silica layer with antisite defects have been calculated. The tunneling current calculations show that the hole tunneling currents assisted by the antisite defects will be dominant at low oxide field whereas the electron direct tunneling current will be dominant at high oxide field. With increased thickness of the defect layer, the threshold point where the hole tunneling current assisted by antisite defects in silica is equal to the electron direct tunneling current extends to higher oxide field.

• JSTS:Journal of Semiconductor Technology and Science
• /
• v.3 no.3
• /
• pp.139-144
• /
• 2003

We report the results of extensive mixed mode simulations and theoretical analysis to quantify the contribution of the edge direct tunneling (EDT) current on the total gate leakage current of 80nm NMOSFET with SiO2 gate dielectric. It is shown that EDT has a profound impact on basic analog circuit building blocks such as sample-hold (S/H) circuit and the current mirror circuit. A transistor design methodology with zero gate-source/drain overlap is proposed to mitigate the EDT effect. This results in lower voltage droop in S/H application and better current matching in current mirror application. It is demonstrated that decreasing the overlap length also improves the basic analog circuit performance metrics of the transistor. The transistor with zero gate-source/drain overlap, results in better transconductance, input resistance, output resistance, intrinsic gain and unity gain transition frequency.

• JSTS:Journal of Semiconductor Technology and Science
• /
• v.1 no.1
• /
• pp.40-49
• /
• 2001

We have developed a repeatable process of forming uniform, small-size and high-density self-assembled Si nano-crystals. The Si nano-crystals were fabricated in a conventional LPCVD (low pressure chemical vapor deposition) reactor at $620^{\circ}c$ for 15 sec. The nano-crystals were spherical shaped with about 4.5 nm in diameter and density of $5{\times}l0^{11}/$\textrm{cm}^2$. More uniform dots were fabricated on nitride film than on oxide film. To take advantage of the above-mentioned characteristics of nitride film while keeping the high interface quality between the tunneling dielectrics and the Si substrate, nitride-oxide tunneling dielectrics is proposed in n-channel device. For the first time, the single electron effect at room temperature, which shows a saturation of threshold voltage in a range of gate voltages with a periodicity of ${\Delta}Ｖ_{GS}\;{\approx}\;1.7{\;}V$, corresponding to single and multiple electron storage is reported. The feasibility of p-channel nano-crystal memory with thin oxide in direct tunneling regime is demonstrated. The programming mechanisms of p-channel nano-crystal memory were investigated by charge separation technique. For small gate programming voltage, hole tunneling component from inversion layer is dominant. However, valence band electron tunneling component from the valence band in the nano-crystal becomes dominant for large gate voltage. Finally, the comparison of retention between programmed holes and electrons shows that holes have longer retention time.

• Journal of the Optical Society of Korea
• /
• v.12 no.4
• /
• pp.314-318
• /
• 2008

We investigate the conditions of the complete tunneling of light across a composite barrier made of multiple layers involving metamaterials. It is shown that complete tunneling phenomena are related to the resonance transmission properties of local modes formed in barrier layers and that there are two distinctive kinds of local barrier modes involved in actual complete tunneling: the degenerate inner-barrier mode and the full barrier mode. Complete tunneling occurs via two successive mode couplings: from the incident plane wave to the plane wave in the transmission layer through the direct mediation of these two kinds of local barrier modes.

• International Journal of Precision Engineering and Manufacturing
• /
• v.9 no.4
• /
• pp.11-15
• /
• 2008

Metrology tools with the ability to measure spindle motion error on the order of a nanometer are required due to recent advances in nanotechnology. We propose a direct measurement method for the radial motion error of a precision spindle using a regular crystalline lattice and a scanning tunneling microscope (STM). A highly oriented pyrolytic graphite (HOPG) crystal combined with an STM is used as a two-dimensional reference scale. The measurement principle and the preliminary experimental results are discussed in this article. The preliminary experimental results demonstrated that the proposed method has the capability to incorporate a two-dimensional encoder to measure the spindle motion error.