• Title/Summary/Keyword: Digital loop

Search Result 653, Processing Time 0.025 seconds

A Study on the TCM Transmission of Voice/Nonvoice Signals Modulated by DPSK through the 2-Wire Subscriber Loop (2-선식가입자 선로를 통해 DPSK로 변조된 음성 및 비음성 신호의 시간압축다중화 전송에 관한 연구)

  • 장청룡;강창언
    • Proceedings of the Korean Institute of Communication Sciences Conference
    • /
    • 1986.04a
    • /
    • pp.107-112
    • /
    • 1986
  • This paper presents one method to resolve the end-to-end digital connectivity through 2-wire subscriber loop. This system which consists of the subscriber`s device and the line termination device makes use of the advantages of time compressed multiplexing and modified DPSK. Experimental results show that the transmission range of the lab test covers 2km and that of the field test covers 1.5km.

  • PDF

A Simple Scheme for Jitter Reduction in Phase-Differential Carrier Frequency Recovery Loop

  • Lim, Hyoung-Soo;Kwon, Dong-Seung
    • ETRI Journal
    • /
    • v.28 no.3
    • /
    • pp.275-281
    • /
    • 2006
  • A very simple and efficient scheme for jitter reduction is proposed for a carrier frequency recovery loop using phase differential frequency estimation, which estimates the current frequency offset based on the difference of the average phases of two successive intervals. Analytical and numerical results presented in this paper show that by simply overlapping the observation intervals by half for frequency offset estimations, both the steady-state and transient performances can be improved. The proposed scheme does not require any additional hardware circuitry, but results in improved performance even with reduced complexity.

  • PDF

A COMOS Oversampling Data Recovery Circuit With the Vernier Delay Generation Technique

  • Jun-Young Park
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.25 no.10A
    • /
    • pp.1590-1597
    • /
    • 2000
  • This paper describes a CMOS data recovery circuit using oversampling technique. Digital oversampling is done using a delay locked loop circuit locked to multiple clock periods. The delay locked loop circuit generates the vernier delay resolution less than the gate delay of the delay chain. The transition and non-transition counting algorithm for 4x oversampling was implemented for data recovery and verified through FPGA. The chip has been fabricated with 0.6um CMOS technology and measured results are presented.

  • PDF

Fuzzy Controller of Three-Inertia Resonance System designed by Differential Evolution

  • Ikeda, Hidehiro;Hanamoto, Tsuyoshi
    • Journal of international Conference on Electrical Machines and Systems
    • /
    • v.3 no.2
    • /
    • pp.184-189
    • /
    • 2014
  • In this paper, a new design method of vibration suppression controller for multi-inertia (especially, 3-ineritia) resonance systems is proposed. The controller consists of a digital fuzzy controller for speed loop and a digital PI controller for current minor loop. The three scaling factor of the fuzzy controller and two PI controller gains are determined by Differential Evolution (DE). The DE is one of optimization techniques and a kind of evolutionary computation technique. In this paper, we have applied the DE/rand/1/bin strategy to design the optimal controller parameters. Comparing with the conventional design algorithm, the proposed method is able to shorten the time of the controller design to a large extent and to obtain accurate results. Finally, we confirmed the effectiveness of the proposal method by the computer simulations.

Dynamic Reference-based Voltage Droop Control for VSC-MTDC System

  • Kim, Nam-Dae;Kim, Hak-Man;Park, Jae-Sae
    • Journal of Electrical Engineering and Technology
    • /
    • v.10 no.6
    • /
    • pp.2249-2255
    • /
    • 2015
  • The use of voltage source converter multi-terminal direct current (VSC-MTDC) systems is anticipated to increase from the introduction of wind farms and super grids in the near future. Effective control of the DC voltage in VSC-MTDC systems is an important research topic. This paper proposes a new dynamic reference-based voltage droop control to control the DC voltage in VSC-MTDC systems more effectively. The main merit of the dynamic reference-based voltage droop control is that it can reduce the steady-state error in conventional voltage droop control by changing references according to the system operating conditions. The performance of the proposed control was tested in a hardware-in-the-loop simulation (HILS) system based on the OPAL-RT real-time digital simulator and four digital signal processing boards.

Implementation of Robust Prediction Observer Controller for DC-DC Converter

  • Shenbagalakshmi, R.;Raja, T. Sree Renga
    • Journal of Electrical Engineering and Technology
    • /
    • v.8 no.6
    • /
    • pp.1389-1399
    • /
    • 2013
  • A discrete controller is designed for low power dc-dc switched mode power supplies. The approach is based on time domain and the control loop continuously and concurrently tunes the compensator parameters to meet the converter specifications. A digital state feedback control combined with the load estimator provides a complete compensation, which further improves the dynamic performance of the closed loop system. Simulation of digitally controlled Buck converter is performed with MATLAB/Simulink. Experimental results are given to demonstrate the effectiveness of the controller using LabVIEW with a data acquisition card (model DAQ Pad - 6009).

Phase and Amplitude Drift Research of Millimeter Wave Band Local Oscillator System

  • Lee, Chang-Hoon;Je, Do-Heung;Kim, Kwang-Dong;Sohn, Bong-Won
    • Journal of Astronomy and Space Sciences
    • /
    • v.27 no.2
    • /
    • pp.145-152
    • /
    • 2010
  • In this paper, we developed a local oscillator (LO) system of millimeter wave band receiver for radio astronomy observation. We measured the phase and amplitude drift stability of this LO system. The voltage control oscillator (VCO) of this LO system use the 3 mm band Gunn oscillator. We developed the digital phase locked loop (DPLL) module for the LO PLL function that can be computer-controlled. To verify the performance, we measured the output frequency/power and the phase/amplitude drift stability of the developed module and the commercial PLL module, respectively. We show the good performance of the LO system based on the developed PLL module from the measured data analysis. The test results and discussion will be useful tutorial reference to design the LO system for very long baseline interferometry (VLBI) receiver and single dish radio astronomy receiver at the 3 mm frequency band.

Design of the Switched-Capacitor Line Equalizer (Switched-Capacitor를 이용한 선로 등화기의 설계)

  • Jeong, Jae-Hoon;Lee, Sang-Mok;Choi, Sang-Tai;Han, Il-Song
    • Proceedings of the KIEE Conference
    • /
    • 1987.07b
    • /
    • pp.990-993
    • /
    • 1987
  • A digital subscriber loop transmission is a key technology to provide end-to-end digital connectivity for Integrated Service Network. And the equalization of the signal is needed for a fully digitalized connection between subscriber's premises because of the limited transmission characteristics of existing subscriber loop. This paper describes the switched capacitor equalizer for the 2B+D data transmission in TCH on existing subscriber loops.

  • PDF

A Design of Improved Digital Controller of BLDC Motor Using DSP (DSP를 사용한 브러시리스 DC 모터의 향상된 디지털 전류제어기 설계)

  • Ha, Young-Suk;Ahn, Ho-Kyun;Park, Seung-Kyu;Lee, Jong-Ju;Kim, Sung-Hwon
    • Proceedings of the KIEE Conference
    • /
    • 2001.07b
    • /
    • pp.1209-1211
    • /
    • 2001
  • Generally, the current controller is located inner the whole controller, so the characteristic of the current controller is important in controlling performance of the upper controller. A current control loop in motor control is designed so that it is 10 times faster than the speed control loop of the upper controller. Thus, the current controller with complex control algorithm is not proper. In this paper, the improved current controller using a conventional digital PI controller and feedforward controller for the brushless BC motor is designed.

  • PDF

Miniatured Planar Bandpass Filter Using the Coupled Metamaterial Resonators (결합 메타물질 공진기를 이용한 소형화된 평면구조 대역통과여파기)

  • Xie, Tang-Yao;Park, Young-Bea;Kim, Gi-Rae
    • Proceedings of the Korean Institute of Information and Commucation Sciences Conference
    • /
    • 2010.10a
    • /
    • pp.371-374
    • /
    • 2010
  • In this article, new microstrip slow-wave bandpass filters using open loop resonator loaded with inter-digital capacitive fingers is proposed. The filter features not only compact in size, but also exhibits spurious stop-band rejection. Filters of this type with elliptic function and Chebyshev response are demonstrated. There is good agreement between experimental and full-wave electromagnetic (EM) simulation results.

  • PDF