• Journal of the Korea Institute of Information and Communication Engineering
• /
• v.12 no.11
• /
• pp.2039-2044
• /
• 2008

The problem of an efficient hardware implementation of multiple constant multiplication is frequently encountered in many digital signal processing applications such as FIR filter and linear transform (e.g., DCT and FFT). It is known that efficient solutions based on common subexpression elimination (CSE) algorithm can yield significant improvements with respect to the area and power consumption. In this paper, we present an efficient specialized adder design method for two common subexpressions ($10{\bar{1}}$, 101) in canonic signed digit (CSD) coefficients. By Synopsys simulations of a radix-24 FFT example, it is shown that the proposed method leads to about 21%, 11% and 12% reduction in the area, propagation delay time and power consumption compared with the conventional methods, respectively.

• Journal of Power Electronics
• /
• v.19 no.4
• /
• pp.1000-1010
• /
• 2019

The use of internal-model-based linear controller, such as resonant controller, is a well-established technique for the current control of grid-connected systems. Attractive properties for resonant controllers include their two-sequence tracking ability, the simple control structure, and the reduced computational burden. However, in the case of continuous-designed resonant controller, the transient performance is inevitably degraded at a low switching frequency. Moreover, available design methods for resonant controller is not able to realize the direct design of transient performances, and the anticipated transient performance is mainly achieved through trial and error. To address these problems, the zero-order-hold (ZOH) characteristic and inherent time delay in digital control systems are considered comprehensively in the design, and a corresponding hold-equivalent discrete model of the grid-connected converter is then established. The relationship between the placement of closed-loop poles and the corresponding transient performance is comprehensively investigated to realize the direct mapping relationship between the control gain and the transient response time. For the benefit of automatic tuning and real-time adaption, analytical expressions for controller gains are derived in detail using the required transient response time and system parameters. Simulation and experimental results demonstrate the validity of the proposed method.

• SUVANNABHUMI
• /
• v.13 no.2
• /
• pp.7-35
• /
• 2021

This research is an attempt to understand the economic and social consequences that are occurring in Indonesia due to the spread of COVID-19. Indonesia, which has maintained solid economic growth since the inauguration of President Jokowi's government, is also experiencing difficulties to deal with unexpected COVID-19 pandemic as the global economic turmoil has had a very significant impact on its economy. The economic impact of COVID-19 can be felt, starting from the phenomenon of panic buying, the free fall of the stock price index, the depreciation of the Rupiah against the Dollar, sluggish activities in the processing industry, and ultimately it has an impact on slowing economic growth. Various policies and measures have been taken by the Indonesian government to minimize the negative impact caused by the COVID-19 pandemic on the economy. One such area is electronic commerce business or e-commerce that witnessed a vast increase of online and non-cash transaction amid rising voices that the country needs to prepare for the advent of a new economic system, the so-called New Normal era. The Covid-19 pandemic will temporarily slow economic growth and delay some development projects and policy initiatives as the Indonesian government diverts capital from infrastructure development to help respond to the crisis. However, the Jokowi administration's efforts for continuous reform are expected to accelerate the transition to the digital economy.

• Journal of Sensor Science and Technology
• /
• v.32 no.4
• /
• pp.246-251
• /
• 2023

Internet of Things (IoT) systems process signals from various sensors using signal processing algorithms suitable for the signal characteristics. To analyze complex signals, these systems usually use signal processing algorithms in the frequency domain, such as fast Fourier transform (FFT), filtering, and short-time Fourier transform (STFT). In this study, we propose a multi-mode sensor signal processor (SSP) accelerator with an FFT-based hardware design. The FFT processor in the proposed SSP is designed with a radix-2 single-path delay feedback (R2SDF) pipeline architecture for high-speed operation. Moreover, based on this FFT processor, the proposed SSP can perform filtering and STFT operation. The proposed SSP is implemented on a field-programmable gate array (FPGA). By sharing the FFT processor for each algorithm, the required hardware resources are significantly reduced. The proposed SSP is implemented and verified on Xilinxh's Zynq Ultrascale+ MPSoC ZCU104 with 53,591 look-up tables (LUTs), 71,451 flip-flops (FFs), and 44 digital signal processors (DSPs). The FFT, filtering, and STFT algorithm implementations on the proposed SSP achieve 185x average acceleration.

• International conference on construction engineering and project management
• /
• 2020.12a
• /
• pp.103-113
• /
• 2020

The construction industry is undergoing a digital transformation in which Building Information Modelling (BIM) is a key technology. The potential of BIM in several areas such as design optimization, time management, cost management, and asset management/facility management (AM/FM) is widely acknowledged by the AECO (Architecture, Engineering, Construction, and Operation) industry around the world. However, BIM implementation in construction projects is faced with problems such as project delay and cost overruns. The lack of identification of risks in BIM projects and standard guidelines on mitigation techniques furthers poor performance, dissatisfaction, and disputes between employers and project participants, which results in low BIM adoption rates. Therefore, the objective of this paper is to identify the potential risks in BIM implementation under the primary categories - (1) technical, (2) contractual, (3) management-related, and (4) personnel-related risks in BIM projects and present solutions to reduce, manage, and mitigate risks. To meet the objective of this paper, a survey was designed and conducted in the Hong Kong construction industry in which over 140 respondents from different disciplines, with experience in BIM projects, have participated. Based on the analysis of the survey data, the most severe and frequently occurring BIM risks and their potential mitigation strategies were identified and discussed in this paper.

• The Journal of the Institute of Internet, Broadcasting and Communication
• /
• v.15 no.3
• /
• pp.99-105
• /
• 2015

This paper deals with the mMMA (modified MMA) which possible to improving the convergence speed that employing the serial connecting form of two stage digital filter instead of signal filter of MMA adaptive equalizer without applying the variable step size for compensates the intersymbol interference by channel distortion in the nonconstant modulus signal. The adaptive equalizer can be implemented by signal digital filter using the finite order tap delay line. In this paper, the equalizer is implemented by the two stage serial form and the filter coefficient are updated by the error signal using the same algorithm of MMA in each stage. The fast convergence speed is determined in the first stage, and the residual isi left at the output of first stage output is minimized in the second stage filter. The same digital filter length was considered in single stage and two stage system and the performance of these systems were compared. The performance index includes the output signal constellation, the residual isi and maximum distortion, MSE that is measure of the convergence characteristics, the SER. As a result of computer simulation, mMMA that has a FIR structure of two stage, has more good performance in every performance index except the constellation diagram due to equalization noise and improves the convergence speed about 1.5~1.8 time than the present MMA that has a FIR structure of single stage.

• The Journal of Korean Academy of Sensory Integration
• /
• v.21 no.2
• /
• pp.69-83
• /
• 2023

Objective : This study sought to systematically examine the intervention effect of social stories when applied in relation to children with sleep disorders. Methods : Studies available in the SCOPUS, ScienceDirect, PsycArticles, and PubMed databases that were published from 2001 to 2022 were searched. The keywords used for the search were as follows: ("social story" OR "social stories") AND ("sleep" OR "sleep disorders" OR "sleep wake disorder bedtimes" OR "sleep initiation and maintenance disorders" OR "sleep wake disorder" OR "sleep arousal disorders"). Based on the selection criteria, six experimental studies were selected and analyzed. Results : The selected studies were two randomized controlled trials, three individual trials, and one case study. The subjects were mostly children diagnosed with autism spectrum disorder who were school-aged or adolescent. The intervention types were often complex interventions, including social stories and other interventions, while the durations of the interventions varied from one day to more than 40 days. The interventions had a positive effect on the subjects' sleep quality, with night wakings, sleep onset delay, and sleep anxiety all being improved. As standardized assessment tools to evaluate the effectiveness of social stories, the Child Sleep Habits Questionnaire and the Child Behavior Checklist were used in two papers each, and were the most commonly used. As non-standardized assessment tools, each of the four papers used turbulence and sleep diaries as assessment tools. Conclusion : The effect of social story mediation can be divided into sleep quality and sleep-related behavior. In terms of sleep quality, studies showing improvements in night wakings, sleep onset delay, and sleep anxiety accounted for a large proportion of the sample. The detailed effect area of sleep quality showed a significant improvement after the interventions in most studies, and in all six studies analyzed in the present study, the continuation of the effect after the intervention was confirmed via follow-up tests. Thus, the findings of this study are expected to be helpful when applying social stories in children with sleep disorders in clinical practice due to presenting the intervention effects, outcome evaluation tools, and intervention periods in children with sleep disorders in prior investigations involving social stories.

• Journal of the Institute of Electronics and Information Engineers
• /
• v.51 no.1
• /
• pp.31-36
• /
• 2014

Security of chaos communication system that has characteristic of sensitive initial conditions is superior to digital communication systems, but BER(Bit Error Rate) performance is evaluatied badly. So, studies in order to improve the BER performance is important. existing studies, BER performance of proposed chaos transceiver is possible to improve than the CDSK(Correlation Delay Shift Keying) system because it has characteristic that has very few addition elements like noise signal except for the desired signal. Chaos communication system has many symbols because it spreads according to characteristic of chaos map. Therefore, study that can have the good data rate in chaos communication system is required. Information bits of existing chaos modulation system are modulated as -1 and 1 on the basis of BPSK system. However, instead of BPSK system, if chaos communication system is applied high level modulation systems such as QPSK system and 16QAM system, it is possible to have good data rate because more data are transmitted at a time. In the paper, when QPSK system and 16QAM system are applied to proposed chaos transceiver in existing study, we evaluate the SER(Symbol Error Rate) performance and compare the each performance. Also, when QPSK system and 16QAM system are applied to proposed chaos transceiver, we evaluate the anti-jamming performance of proposed system.

• Journal of the Korea Institute of Information and Communication Engineering
• /
• v.4 no.5
• /
• pp.1037-1050
• /
• 2000

A goal of a BISDN network is to provided integrated transport for a wide range of applications such as teleconferencing, Video On Demand etc. There require multipoint communications in addition to conventional point-to-point connections. Therefore multicast capabilities are very essential in multimedia communications. In this paper, we propose a new multicast cell scheduling method on the Parallel Multicast Packet Switch with Ring network: PMRN which are based on separated HOL. In this method, we place two different HOLs, one for unicast cells and the other for multicast cells. Then using non-FIFO scheduling, we can schedule both unicast cells and multicast cells which are available at the time in the input buffer. The simulation result shows that this method reduces the delay in the input buffer and increases the efficiency of both point-to-point network and ring network and finally enhances the bandwidth of the overall packet switch. A goal of a BISDN network is to provided integrated transport for a wide range of applications such as teleconferencing, Video On Demand etc. There require multipoint communications in addition to conventional point-to-point connections. Therefore multicast capabilities are very essential in multimedia communications. In this paper, we propose a new multicast cell scheduling method on the Parallel Multicast Packet Switch with Ring network: PMRN which are based on separated HOL. In this method, we place two different HOLs, one for unicast cells and the other for multicast cells. Then using non-FIFO scheduling, we can schedule both unicast cells and multicast cells which are available at the time in the input buffer. The simulation result shows that this method reduces the delay in the input buffer and increases the efficiency of both point-to-point network and ring network and finally enhances the bandwidth of the overall packet switch.

• JSTS:Journal of Semiconductor Technology and Science
• /
• v.16 no.1
• /
• pp.91-105
• /
• 2016

Carbon Nanotube Field-Effect Transistors (CNTFETs) have been studied as candidates for post Si CMOS owing to the better electrostatic control and high mobility. To enhance the immunity against short - channel effects (SCEs), the novel channel and gate engineered architectures have been proposed to improve CNTFETs performance. This work presents a comprehensive study of the influence of channel and gate engineering on the CNTFET switching, high frequency and circuit level performance of carbon nanotube field-effect transistors (CNTFETs). At device level, the effects of channel and gate engineering on the switching and high frequency characteristics for CNTFET have been theoretically investigated by using a quantum kinetic model. This model is based on two-dimensional non-equilibrium Green's functions (NEGF) solved self - consistently with Poisson's equations. It is revealed that hetero - material - gate and lightly doped drain and source CNTFET (HMG - LDDS - CNTFET) structure can significantly reduce leakage current, enhance control ability of the gate on channel, improve the switching speed, and is more suitable for use in low power, high frequency circuits. At circuit level, using the HSPICE with look - up table(LUT) based Verilog - A models, the impact of the channel and gate engineering on basic digital circuits (inverter, static random access memory cell) have been investigated systematically. The performance parameters of circuits have been calculated and the optimum metal gate workfunction combinations of ${\Phi}_{M1}/{\Phi}_{M2}$ have been concluded in terms of power consumption, average delay, stability, energy consumption and power - delay product (PDP). In addition, we discuss and compare the CNTFET-based circuit designs of various logic gates, including ternary and binary logic. Simulation results indicate that LDDS - HMG - CNTFET circuits with ternary logic gate design have significantly better performance in comparison with other structures.