• The Journal of Korean Institute of Communications and Information Sciences
• /
• v.32 no.8A
• /
• pp.785-793
• /
• 2007

This paper presents the digital signal processing submodule of a 100Base-TX Ethernet receiver to support 100Mbps at TP cable channel. The proposed submodule consists of programmable gain controller, timing recovery, adaptive equalizer and baseline wander compensator. The measured Bit Error Rate is less than $10^{-12}BER$ when continuously receiving data up to 150m. The proposed signal processing submodule is implemented in digital circuits except for PLL and amplifier. The performance improvement of the proposed equalizer and BLW compensator is measured about 1dB compared with the existing architecture that removes BLW using errors of an adaptive equalizer. The architecture has been modeled using Verilog-HDL and synthesized using samsung $0.18{\mu}m$ cell library. The implemented digital signal processing submodule operates at 142.7 MHz and the total number of gates are about 128,528.

• Transactions on Control, Automation and Systems Engineering
• /
• v.3 no.2
• /
• pp.111-116
• /
• 2001

A neural network compensator for stick-slip friction phenomena in meashartonics servo systems is practically proposed to supplement the traditionally available position and velocity control loops for precise motion control. The neural network compensa-tor plays the role of canceling the effect of nonlinear slipping friction force. It works robustly and effectively in a real control system. This enables the mechatronics servo systems to provide more precise control in the digital computer. It was confirmed that the con-trol accuracy is improved near zero velocity and points of changing the moving direction through numerical simulation. However, asymptotic property on the steady state error of the normal operation points is guaranteed by the integral term of traditional velocity loop controller.

• Journal of the Korean Society of Manufacturing Technology Engineers
• /
• v.7 no.4
• /
• pp.130-135
• /
• 1998

This paper deals with a position control problem of a hydraulic proportional position control system using a friction compensation control. There are many nonlinearities in hydraulic systems. With only proportional controller, response is slow and steady-state error cannot be compensated properly. Controller designed in this paper achieves fast transient response through the velocity and acceleration feedback and good steady-state response through the friction compensator. A/D and D/A board is employed for data acquisition and manipulation. The experimental results are compared with computer simulation results using Matlab.

• Journal of Power Electronics
• /
• v.16 no.5
• /
• pp.1650-1660
• /
• 2016

This paper proposes a compensator to eliminate the DC bias of inductor current. This method utilizes an average-current sensing technique to detect the DC bias of inductor current. A small signal model of the DC bias compensation loop is derived. It is shown that the DC bias has a one-pole relationship with the duty cycle of the left side leading lag. By considering the pole produced by the dual active bridge (DAB) converter and the pole produced by the average-current sensing module, a one-pole-one-zero digital compensation method is given. By using this method, the DC bias is eliminated, and the stability of the compensation loop is ensured. The performance of the proposed compensator is verified with a 1.2-kW DAB converter prototype.

• Proceedings of the KIEE Conference
• /
• 2005.07b
• /
• pp.1483-1485
• /
• 2005

In recent years, customers and power supplies are interested in power quality. Demands of customers are change from standard quality of distribution power system to various high quality of distribution power system. so, it is necessary to apply power quality compensator. in our project, we develop the UPQC(Unfied Power Quality Compensator of 45kVA which compensates power factor and voltage sag, interruption. it is very frequently occurred power quality problems. As a series and shunt compensator, UPQC consists of two inverters with common dc link capacitor bank. It compensates the current quality in the shunt part and the voltage quality in the series part. In this paper, we present simulation and test result of developed UPQC system. Test for UPQC are performed at voltage sag, flickers and non-linear load conditions. For voltage sag and ficker generation, we use RTDS(Real Time Digital Simulator) and power amplifier system.

• 제어로봇시스템학회:학술대회논문집
• /
• 1997.10a
• /
• pp.468-471
• /
• 1997

In this paper, we investigate the time-sampling effects on the digital implementation of singular perturbation based STT autopilot with excellent performance and propose a compensation method for the time-sampling effects. In digitization of analog STT autopilot, it is found that the stability margin of the fast dynamics is mostly affected to lead to rapid decrease. Under the this analysis, a composite digital controller with additional compensator for fast dynamics is proposed to improve the time-sampling effect and a simulation verifies the result.

• 제어로봇시스템학회:학술대회논문집
• /
• 2004.08a
• /
• pp.1701-1705
• /
• 2004

This paper presents a design and analysis of electromechanical sigma-delta modulator for MEMS gyroscope, which enables us to control the proof mass and to obtain an exact digital output without additional A/D conversion. The system structure and the circuit realization of the sigma-delta modulation are simpler than those of the analog sensing and feedback circuit. Based on the electrical sigma-delta modulator theory, a compensator is designed to improve the closed loop resolution of the sensor. With the designed compensator, we could obtain enhanced closed-loop performances of the gyroscope such as larger bandwidth, lower noise, and digital output comparing with the results of analog open-loop system.

• 제어로봇시스템학회:학술대회논문집
• /
• 1996.10b
• /
• pp.609-611
• /
• 1996

Zero-Cross Detector makes pilot signal to control the power to CEDM(Control Element Drive Mechanism). Existing Zero-Cross Detectors has had a problem which can cause unexpected reactor trip resulted from fluctuating frequency of input signal coming from M/G Set. The existing Zero-Cross Detector can't work properly when power frequency is varying because it was designed to work under stable M/G Set operation, and produces wrong pilot signal and output voltage. In this report the Zero-Cross Detector is improved to resolve voltage fluctuating problem by using new devices such as digital noise filtering circuit, variable cycle compensator and alarm circuit. And through the performance verification it shows that new circuit is better than old one. If suggested detector is applied to plant, it is possible to use it under House Load Operation because stable voltage can be generated by new Zero-Cross Detector.

• Proceedings of the KIEE Conference
• /
• summer
• /
• pp.351-353
• /
• 2004

In recent years, customers and power supplies are interested in power quality. Demands of customers are change from standard quality of distribution power system to various high quality of distribution power system. so, it is necessary to apply power quality compensator. in our project, we develop the UPQC(Unfied Power Quality Compensator of 45kVA which compensates power factor and voltage sag, interruption. it is very frequently occurred power quality $problems^{[1-3]}$ As a series and shunt compensator, UPQC consists of two inverters with common do link capacitor bank. It compensates the current quality in the shunt part and the voltage quality in the series part. In this paper, we present the design and control algorithm for 4SkVA UPQC system. As a control algorithm is implemented by digital controller, we consider sample-and-hold of signals. In this simulation, we use EMTDC/PSCAD V3.0 software which can simulate instantaneous voltage and current.

• Journal of the Institute of Convergence Signal Processing
• /
• v.4 no.4
• /
• pp.47-51
• /
• 2003

Due to the asymptotic property, deadbeat control which is well used in digital control system can not be applied to the continuous time system. But recently by use of the finite Laplace Transform to transfer function and establishment of some settling conditions, CDBC(Continuous time Deadbeat Control) is studied. For CDBC design, transfer function is constituted with delay elements and then order and interpolation conditions are derived. In other way, digital deadbeat controller is implemented and it's output is changed to continuous type by smoothing elements. In this paper multirate sampling is used and so inner controller is sampled faster than output feedback loop. And End order smoothing elements is placed to the output of digital deadbeat controller. By the multirate sampling overall output response is improved. The controller is impleneted as a serial integral compensator in the forward path and a local feedback compensator introduced into the outpute feedback loop. Matlab Simulink is used for simulation.