• 전자공학회논문지
• /
• 제50권2호
• /
• pp.47-53
• /
• 2013

본 논문에서는 SATA(Serial Advanced Technology Attachment) 커넥터의 차동 임피던스 계산 방법을 적용하여 설계 변경 방법을 제안하고 신호 전달 특성을 개선하였다. 3차원 FEM(Finite Elements Method) 전자기장(Electromagnetic Field) 시뮬레이터를 이용하여 SATA 커넥터의 차동 모드 S-파라미터를 계산하고, 신호 전달 특성을 분석한다. 차동 임피던스는 Odd mode 임피던스를 이용하여 계산되므로 인덕턴스, 커패시턴스, 상호 인덕턴스, 상호 커패시턴스 값이 필요하다. 따라서 시뮬레이터를 이용하여 SATA 커넥터의 각각의 값을 추출하여 차동 임피던스를 계산하였고, 이 값은 $107.3{\Omega}$으로 설계 사양을 만족하지 못하였다. 신호 전달 특성 개선을 위해서 SATA 커넥터의 핀을 $d_x$, $d_y$ 방향으로 설계 변경하고, 각 경우의 신호 전달특성과 차동 임피던스를 분석하였다. $d_y=0.1mm$의 경우에서 신호 전달 특성이 가장 우수하게 나타났고, 차동 임피던스가 $98.7{\Omega}$으로 정합되었다. 이때, 반사손실은 1.5 GHz에서 15 dB 개선되었다.

• 대한전기학회:학술대회논문집
• /
• 대한전기학회 2008년도 제39회 하계학술대회
• /
• pp.1977-1978
• /
• 2008

In this paper, we compare performance of common-mode rejection between a differential and a non-differential amplifier system with two electrodes. A differential amplifier system is constant for common-mode rejection ratio(CMRR) on the frequency domain. But a non-differential amplifier's CMRR is determined by $Z_{FB}/Z_e$ ($Z_{FB}$ ; feedback impedance, $Z_e$; electrode impedance). There is trade-off between a non-differential amplifier's CMRR and its differential input impedance. And a non-differential amplifier system has some advantages for a bio-potential measurement with two electrodes because a designer can control the impedance between the body and system's common.

• 한국전자파학회논문지
• /
• 제20권2호
• /
• pp.193-199
• /
• 2009

본 논문에서는 microstrip line 구조를 가지는 differential pair의 2 drop 구조에 대한 임피던스 해석을 reflection theory를 바탕으로 분석하였다. 또한 시뮬레이션을 통한 transient 해석을 통해 임피던스 해석의 타당성을 검증하였다. 위와 같은 해석 과정을 통하여 다양한 drop 구조의 신호 전달 특성을 이해할 수 있다. 임피던스 해석을 바탕으로 2 drop 구조 해석을 통하여 최적의 signal integrity를 가지는 설계 기법을 제안하였고, circuit 시뮬레이션 해석(Ansoft designer)을 통해 signal integrity 효과를 검증하였다.

• KEPCO Journal on Electric Power and Energy
• /
• 제6권4호
• /
• pp.473-480
• /
• 2020

In this paper, we proposed a high frequency equivalent circuit considering parasitic impedance components for differential noise analysis on the input stage during DC-DC buck converter switching operation. Based on the proposed equivalent circuit model, we presented a method to measure parasitic impedance parameters included in DC bus plate, IGBT, and PCB track using the gain phase method of a network analyzer. In order to verify the validity of this model, a DC-DC prototype consisting of a buck converter, a signal analyzer, and a LISN device, and then resonance frequency was measured in the frequency range between 150 kHz and 30 MHz. The validity of the parasitic impedance measurement method and the proposed equivalent model is verified by deriving that the measured resonance frequency and the resonance frequency of the proposed high frequency equivalent model are the same.

• ETRI Journal
• /
• 제35권5호
• /
• pp.827-837
• /
• 2013

In this paper, we present wideband common-mode (CM) noise suppression using a vertical stepped impedance electromagnetic bandgap (VSI-EBG) structure for high-speed differential signals in multilayer printed circuit boards. This technique is an original design that enables us to apply the VSI-EBG structure to differential signals without sacrificing the differential characteristics. In addition, the analytical dispersion equations for the bandgap prediction of the CM propagation in the VSIEBG structure are extracted, and the closed-form expressions for the bandgap cutoff frequencies are derived. Based on the dispersion equations, the effects of the impedance ratio, the EBG patch length, and via inductances on the bandgap of the VSI-EBG structure for differential signals are thoroughly examined. The proposed dispersion equations are verified through agreement with the full-wave simulation results. It is experimentally demonstrated that the proposed VSI-EBG structure for differential signaling suppresses the CM noise in the wideband frequency range without degrading the differential characteristics.

• 전력전자학회논문지
• /
• 제26권3호
• /
• pp.176-182
• /
• 2021

This research proposes a high-frequency circuit that can accurately predict the differential mode noise of single-phase inverters at the circuit design stage. Proposed single-phase inverter high frequency circuit in the work is a form in which harmonic impedance components are added to the basic single-phase inverter circuit configuration. For accurate noise prediction, parasitic components present in each part of the differential noise path were extracted. Impedance was extracted using a network analyzer and Q3D in the measurement range of 150 kHz to 30 MHz. A high-frequency circuit model was completed by applying the measured values. Simulations and experiments were conducted to confirm the validity of the high-frequency circuit. As a result, we were able to predict the resonance point of the differential mode voltage extracted as an experimental value with a high-frequency circuit model within an approximately 10% error. Through this outcome, we could verify that differential mode noise can be accurately predicted using the proposed model of the high-frequency circuit without a separate test bench for noise measurement.

• ETRI Journal
• /
• 제37권3호
• /
• pp.637-645
• /
• 2015

Common-mode noise (CMN) is an unresolved problem in wireless capsule endoscopy (WCE) systems. In a WCE system, CMN originates from various electric currents found within the human body or external interference sources and causes critical demodulation performance degradation. The differential operation, a typical method for the removal of CMN rejection, can remove CMN by subtracting two signals simultaneously received by two reception sensors attached to a human body. However, when there is impedance mismatching between the two reception sensors, the differential operation method cannot completely remove CMN. Therefore, to overcome this problem, we propose an enhanced CMN rejection method. The proposed method performs not only subtraction but also addition between two received signals. Then a CMN ratio can be estimated by sufficient accumulation of division operation outcomes between the subtraction and addition outputs during the guard period. Finally, we can reject the residual CMN by combining the subtraction and addition outputs.

• JSTS:Journal of Semiconductor Technology and Science
• /
• 제13권5호
• /
• pp.423-429
• /
• 2013

A 6-Gb/s differential voltage mode driver is presented whose output impedance and pre-emphasis level can be controlled independently. The voltage mode driver consists of five binary-weighted slices each of which has four sub-drivers. The output impedance is controlled by the number of enabled slices while the pre-emphasis level is determined by how many sub-drivers in the enabled slices are driven by post-cursor input. A prototype transmitter with a voltage-mode driver implemented in a 65-nm CMOS logic process consumes 34.8-mW from a 1.2-V power supply and its pre-emphasized output signal shows 165-mVpp,diff and 0.56-UI eye opening at the end of a cable with 10-dB loss at 3-GHz.

• 대한전기학회논문지:전력기술부문A
• /
• 제49권9호
• /
• pp.446-450
• /
• 2000

A conventional variable percentage current differential relaying algorithm for bus protection may misoperate for external faults with severe CT saturation and internal faults with high impedance. This paper proposes a percentage differential current relaying algorithm for bus protection combined with a compensating algorithm of secondary currents of CTs. Even though CTs are saturated and their secondary currents are severely distorted, the proposed relaying algorithm does not only misoperate for external faults with CT saturation but also detects the internal faults with high fault impedance. Thus, the method improves the sensitivity of the relays and does not require any counterplan for CT saturation.

• 전기학회논문지
• /
• 제62권7호
• /
• pp.937-942
• /
• 2013

Equivalent series impedance of high-voltage pulsed power capacitor is one of the important electrical characteristics both for users and for capacitor manufacturers because it may have serious effects on the performance of pulse forming circuits. In this paper, definition of equivalent series impedance and factors which generate equivalent series impedance are reviewed. Theoretical analysis for the calculation of equivalent series impedance based on differential measurement method is described and calculation program has been developed. In order to acquire data which are necessary to calculate equivalent series impedance from discharging current waveform, charging-dischargig controller has been manufactured. Measurement results of equivalent series impedance for high voltage pulsed power capacitor have been given.