• Title/Summary/Keyword: Differential Circuit

Search Result 392, Processing Time 0.027 seconds

A 12.5-Gb/s Low Power Receiver with Equalizer Adaptation (이퀄라이저 적응기를 포함한 12.5-Gb/s 저전력 수신단 설계)

  • Kang, Jung-Myung;Jung, Woo-Chul;Kwon, Kee-Won;Chun, Jung-Hoon
    • Journal of the Institute of Electronics and Information Engineers
    • /
    • v.50 no.12
    • /
    • pp.71-79
    • /
    • 2013
  • This paper describes a 12.5 Gb/s low-power receiver design with equalizer adaptation. The receiver adapts to channel and chip process variation by adaptation circuit using sampler and serializer. The adaptation principle is explained. It describes technique receiving ground referenced differential signal of voltage-mode transmitter for low-power. The CTLE(Continuous Time Linear Equalizer) having 17.6 dB peaking gain to remove long tail ISI caused channel with -21 dB attenuation. The voltage margin is 210 mV and the timing margin is 0.75 UI in eye diagram. The receiver consumes 0.87 mW/Gb/s low power in 45 nm CMOS technology.

Full CMOS PLC SoC ASIC with Integrated AFE (Analog Frond-End 내장형 전력선 통신용 CMOS SoC ASIC)

  • Nam, Chul;Pu, Young-Gun;Park, Joon-Sung;Hur, Jeong;Lee, Kang-Yoon
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.46 no.10
    • /
    • pp.31-39
    • /
    • 2009
  • This paper presents the single supply power line communication(PLC) SoC ASIC with built-in analog frond-end circuit. To achieve the low power consumption along with low chip cost, this PLC SoC ASIC employs fully CMOS analog front-end(AFE) and several built-in Regulators(LDOs) powering for Core logic, ADC, DAC and IP Pad driver. The AFE includes RX of pre-amplifier, Programmable gain amplifier and 10 bit ADC and TX of 10bit Digital Analog Converter and Line driver. This PLC Soc was implemented with 0.18um 1 Poly 5 Metal CMOS process. The single power supply of 3.3V is required for the internal LDOs. The total power consumption is below 30mA at standby and 300mA at active which meets the eco-design requirement. The chips size is $3.686\;{\times}\;2.633\;mm^2$.

A 2.3-2.7 GHz Dual-Mode RF Receiver for WLAN and Mobile WiMAX Applications in $0.13{\mu}m$ CMOS (WLAN 및 Mobile WiMAX를 위한 2.3-2.7 GHz 대역 이중모드 CMOS RF 수신기)

  • Lee, Seong-Ku;Kim, Jong-Sik;Kim, Young-Cho;Shin, Hyun-Chol
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.47 no.3
    • /
    • pp.51-57
    • /
    • 2010
  • A dual-mode direct conversion receiver is developed in $0.13\;{\mu}m$ RF CMOS process for IEEE 802.11n based wireless LAN and IEEE 802.16e based mobile WiMAX application. The RF receiver covers the frequency band between 2.3 and 2.7 GHz. Three-step gain control is realized in LNA by using current steering technique. Current bleeding technique is applied to the down-conversion mixer in order to lower the flicker noise. A frequency divide-by-2 circuit is included in the receiver for LO I/Q differential signal generation. The receiver consumes 56 mA at 1.4 V supply voltage including all LO buffers. Measured results show a power gain of 32 dB, a noise figure of 4.8 dB, a output $P_{1dB}$ of +6 dBm over the entire band.

Implementation of π/4-DQPSK Modem for Maritime Digital Communication in VHF Band (VHF 대역 해상 디지털 통신용 π/4-DQPSK 모뎀 구현)

  • Kwak, Jaemin
    • Journal of Advanced Navigation Technology
    • /
    • v.18 no.6
    • /
    • pp.541-545
    • /
    • 2014
  • Rec. ITU-R M.1842-1 is international recommendation for VHF band communication guideline in maritime mobile service RR Appendix 18 channels. In this paper, we simulate 28.8 kbps VHF ${\pi}$/4-DQPSK digital baseband modem compatible with the recommendation, then it is designed and implemented with FPGA. Cazac sequence is used as a preamble since packet format is not defined untill now in the recommendation. Baseband modem is designed by VHDL language and implemented on NEXYS4 development platform having Atrix7 FPGA chip from Xilinx. For wireless communication test of total prototype system, ADC/DAC board is implemented and EV9730 RF module is utilized. From the experimental results, implemented FPGA modem shows spectral bandwidth of 25 kHz and successful data exchanges between tx and rx communication platform.

Modeling and Simulation of the Total Artificial Heart with Cardiovascular System (심혈관계를 포함한 인공심장의 모델링 및 컴퓨터 시뮬레이션)

  • Park, J.W.;Park, S.K.;Choi, J.H.;Jo, Y.H.;Choi, J.S.;Ahn, J.M.;Min, B.G.
    • Proceedings of the KOSOMBE Conference
    • /
    • v.1998 no.11
    • /
    • pp.249-250
    • /
    • 1998
  • In this study, we modeled moving-actuator type Total Artificial Heart (TAH) with cardiovascular system as a form of electric circuit. The bronchial circulation, important for the imbalance between the left cardiac output and the right one, was considered and added to the model. In the model, the relations of hemodynamic variables, just as blood pressures, volumes, or flow rates of each part of body, can be expressed as simultaneous first order ordinary differential equations. To solve the equations by the numerical analysis, Runge-Kutta forth order approximation method was adopted. The simulation software (SimTAH), implemented in C++ as a window-based application program, was developed to display the hemodynamic variables and to receive control inputs from users. SimTAH was evaluated by comparison of the simulation results with the results of mock-circulation tests, in vitro.

  • PDF

A Study on comnon-mode-driven shield for capacitive coupling active electrode (용량성 결합 능동 전극의 공통 모드 구동 차폐)

  • Lim, Yong-Gyu
    • Journal of the Institute of Convergence Signal Processing
    • /
    • v.13 no.4
    • /
    • pp.201-206
    • /
    • 2012
  • The indirect-contact ECG measurement is a newly developed method for unconstrained and nonconscious measurement in daily life. This study introduced a new method of electrode circuit design developed for reducing the 60Hz power line noise observed at the indirect-contact ECG measurement. By the introduced common-mode-driven shielding, the voltage of the electrical shield surrounding the capacitive coupling electrode is maintained at the same as the common mode voltage. Though the method cannot reduce the level of common mode voltage itself, that reduces effectively the differential mode noise converted from the common mode voltage by the difference of cloth impedance between the two capacitive coupling electrode. The experiment results using the actual indirect-contact ECG showed that the 60Hz power line noise was reduced remarkably though the reduction ratio was smaller than the expected by the theory. Especially, the reduction ratio became large for the large difference of cloth. It is expected that the introduced method is useful for reducing the power line noise under condition of poor electrical grounding.

Performance Analysis of High-Speed Transmission Line for Terabit Per Second Switch Fabric Interface (테라급 스위치 패브릭 인터페이스를 위한 고속 신호 전송로의 성능 분석)

  • Choi, Chang-Ho;Kim, Whan-Woo
    • Journal of the Institute of Electronics and Information Engineers
    • /
    • v.51 no.12
    • /
    • pp.46-55
    • /
    • 2014
  • PCB design technology for high-speed transmission line has been developed continuously. Adapting to the high capacity of the communication system, switch fabric interface used for backplane is being standardized to accommodate more than 10Gbps serial interface. In this paper, various computer simulations are performed to compare the performance of each transmission line per length according to PCB material, and also to analyze the effect from via stub length and crosstalk, for the purpose of applying 11.5Gbps serial interface as a switch fabric interface in tera-bit switching system. As a result of the simulation, important design issues, such as PCB material of each board supporting 8dB improvement in transmission loss using low loss PCB, maximum available stub length on transmission line via, whether or not to apply the backdrill process to the via, and the clearance of the differential pair between transmission lines, are determined. The most efficient system architecture which could be applied 11.5Gbps serial interface in all switch fabric interfaces is defined from the simulation results.

ECG simulator design with Spartan-3 FPGA (Spartan-3 FPGA를 이용한 ECG 시뮬레이터 설계)

  • Woo, Sung-hee;Lee, Won-pyo;Ryu, Geun-teak
    • Proceedings of the Korean Institute of Information and Commucation Sciences Conference
    • /
    • 2015.10a
    • /
    • pp.834-837
    • /
    • 2015
  • In this paper, we designed the FPGA hardware-based real-time ECG simulator, which generates an analog ECG signal within the range of 0 to 5 volts and described function. The ECG signal generated by the simulator can be applied to laboratory tests, the medical device, and the calibration study in various ways. ECG signals generated by simulator are obtained with conventional 24bit quantization to generate the signal data, and they are sampled and quantized to 1kHz of the 8-bit resolution when used as actual data. The proposed simulator is implemented using xilix Spartan-3 and data are transmitted through an RS-232 between the PC and the FPGA simulator. The transmitted data are stored in the memory and the stored data are printed out with the analog ECG signal through DAC (0808). It can also control the heart rate (HR) via the two buttons level UP-DOWN. We used existing ECG input rating for the evaluation of the designed system and evaluated differential circuit for obtaining QRS waveform and the output signal. We finally could obtained proper the result.

  • PDF

Enhancement of Light Extraction in White LED by Double Molding (이중 몰딩에 의한 백색 LED의 광추출 효율 향상)

  • Jang, Min-Suk;Kim, Wan-Ho;Kang, Young-Rea;Kim, Ki-Hyun;Song, Sang-Bin;Kim, Jin-Hyuk;Kim, Jae-Pil
    • Journal of the Korean Institute of Electrical and Electronic Material Engineers
    • /
    • v.25 no.10
    • /
    • pp.849-856
    • /
    • 2012
  • Chip on board type white light emitting diode on metal core printed circuit board with high thixotropy silicone is fabricated by vacuum printing encapsulation system. Encapsulant is chosen by taking into account experimental results from differential scanning calorimeter, shearing strength, and optical transmittance. We have observed that radiant flux and package efficacy are increased from 336 mW to 450 mW and from 11.9 lm/W to 36.2 lm/W as single dome diameter is varied from 2.2 mm to 2.8 mm, respectively. Double encapsulation structure with 2.8 mm of dome diameter shows further significant enhancement of radiant flux and package efficacy to 667 mW and 52.4 lm/W, which are 417 mW and 34.8 lm/W at single encapsulation structure, respectively.

A Research Trend on Film Thickness Dependence of Ac High Feld for Low Density Polyethylene (저밀도 폴리에틸렌을 위한 고전계 파형의 필름 두께의존성에 관한 연구 동향)

  • Jung, Sung-Chan;Rho, Jung-Hyun;Lee, Joo-Hong;Hwang, Jong-Sun;Choi, Yong-Sung;Lee, Kyung-Sup
    • Proceedings of the KIEE Conference
    • /
    • 2007.07a
    • /
    • pp.1988-1989
    • /
    • 2007
  • Polyethylene is widely used as the insulator for power cable. To investigate the conduction mechanism for power cable insulation under ac high field, it is very important to acquire the dissipation current under actual running field. Recently, we have developed the unique system, which make possible to observe the nonlinear dissipation current waveform. In this system, to observe the nonlinear properties with high accuracy, capacitive current component is canceled by using inverse capacitive current signal instead of using the bridge circuit for canceling it. We have already reported that the dissipation currents of $40\;{\mu}m$ thick LDPE film at 10 kV/mm and over 140 Hz, it starts to show nonlinearity and odd number's harmonics were getting large. To investigate the conduction mechanis ms in this region, especially space charge effect, various kinds of estimation, such as time variations of instantaneous resistivity for one cycle, FFT spectra of dissipation current waveforms and so on, has been examined. As the results of these estimations, it was found that the dissipation current will depend on not only the instantaneous value of electric field but also the time differential of applied electric field due to taking a balance between applied field and internal field. Furthermore, two large peaks of dissipation current for each half cycle were observed under certain condition. In this paper, to clarify the reason why it shows two peaks for each half cycle, the film thickness dependences of dissipation current waveforms were observed by using the three different thickness LDPE films.

  • PDF