• 한국정보디스플레이학회:학술대회논문집
• /
• 한국정보디스플레이학회 2003년도 International Meeting on Information Display
• /
• pp.359-361
• /
• 2003

Nano-porous alumina was investigated as a protecting layer in an AC Plasma Display Panel. A 2 ${\mu}m$ thick nano-porous $Al_2O_3$ layer inserted with MgO was formed on the dielectric layer instead of the conventional 500 nm-thick MgO thin film. Both nano-porous $Al_2O_3$layer and inserted MgO were prepared by wet process. The luminance and luminous efficiency of 3-inch test panel adopting nano-porous $Al_2O_3$ was higher than that of the conventional PDP.

• 한국정보디스플레이학회:학술대회논문집
• /
• 한국정보디스플레이학회 2002년도 International Meeting on Information Display
• /
• pp.770-772
• /
• 2002

A new dry-processing method of organic gate dielectric film in field-effect transistors (FETs) was proposed. The method use vapor deposition polymerization (VDP) that is continuous and low temperature process. It has the advantages of shadow mask patterning and dry processing in flexible low-cost large area applications. Here, 80 nm-thick Al as a gate electrode was evaporated through shadow mask. Gate insulators used two different polyimides. The one material was 4,4'-oxydiphtahlic anhydride (ODPA) and 4,4'-oxydianiline (ODA). Another was 2,2-bis(3,4-dicarboxyphenyl) Hexafluoropropane Dianhydride (6FDA) and 4,4' -oxydianiline (ODA). These were co-deposited by high-vaccum thermal-evapora and cured at 150 $^{\circ}C$ for 1 hour, respectively. Pentacene as a semiconductor and 100 nm-thick Au as a source and drain electrode were evaporated through shadow mask.

• 한국전기전자재료학회:학술대회논문집
• /
• 한국전기전자재료학회 2007년도 추계학술대회 논문집
• /
• pp.464-464
• /
• 2007

환경오염으로 인한 각종 질병 및 증후군 등의 발생으로 가정용 산업용에서 환경관련 기술들이 다양한 분야로 확대되고 있다. 본 연구에서는 양이온 및 음이온 양쪽이온을 최대한 발생시키며, 오존 발생량은 억제하고 소비전력을 절감하고자 Ag-Pd 전극을 적용한 세라믹스 클러스터를 개발하였다. Ag-Pd 전극과 매칭되는 세라믹스 조성을 개발한 후 적층공정 기술을 이용하여 후막형 클러스터를 제조하였다. 전극 패턴모양, 전극간 방전간격 및 전극 보호층의 두께에 따른 음이온 발생량을 측정하여 최적화를 위한 실험을 진행하였으며, 음이온 발생량 100만개이상, 오존발생량 0.6ppb인 특성을 확인하였다.

• 한국세라믹학회지
• /
• 제32권3호
• /
• pp.371-377
• /
• 1995

Silicon oxide films were grown on single-crystal silicon substrates at low temperatures (25~205$^{\circ}C$) in a low pressure electron cyclotron resonance (ECR) oxygen plasma. The growth rate of the silicon oxide film increased as the temperature increased or the pressure decreased. Also, the thickness of the silicon oxide film increased at negative bias voltage, but not changed at positive bias voltage. The growth law of the silicon oxide film was approximated to the parabolic form. Capacitance-voltage (C-V) and current density-electric field (J-E) characteristics were studied using Al/SiO2/p-Si MOS structures. For a 10.2 nm thick silicon oxide film, the leakage current density at the electric field of 1 MVcm-1 was less than 1.0$\times$10-8Acm-2 and the breakdown field was higher than 10 MVcm-1. The flat band voltage of Al/SiO2/p-Si MOS capacitor was varied in the range of -2~-3 V and the effective dielectric constant was 3.85. These results indicate that high quality oxide films with properties that are similar to those of thermal oxide film can be fastly grown at low temperature using the ECR oxygen plasma.

• 한국진공학회지
• /
• 제8권3A호
• /
• pp.231-237
• /
• 1999

$SrBi_{22.4}Ta_2O_9$ (SBT) thin films of 70~150 nm thickness were prepared on platinized silicon substrates by Liquid Source Misted Chemical Deposition (LSMCD) process, and their microstructure, feroelectric and leakage current characteristics were investigated. By annealing at $800^{\circ}C$ for 1 hour in oxygen ambient, SBT films were fully crystallized to the Bi layered perovskite structure without preferred orientation. The grain size of the LSMCD- derived SBT films was about 100nm, and was not varied with the film thickness. $2P_r$ and $E_c$ of the SBT films increased with decreasing the film thickness, and the 70nm-thick SBT film exhibited $2P_r$ of 17.8 $\mu$C/$\textrm{cm}^2$ and $E_c$ of 74kV/cm at applied voltage of 5V. Within the film thickness range of 70~150nm, the relative dielectric permittivity of the LSMCD-derived SBT film decreased with decreasing the film thickness. Leakage current densities lower than $10^{-7}\textrm{A/cm}^2$ at 5V were observed in the SBT films thicker than 125nm.

• E2M - 전기 전자와 첨단 소재
• /
• 제9권3호
• /
• pp.251-258
• /
• 1996

Sol-Gel derived ferroelectric Pb(Z $r_{0.52}$ $Ti_{0.48}$) $O_{3}$ thin films have been fabricated on Pt/Ti/ $SiO_{2}$/Si substrate. Two kinds of fast annealing methods, F-I (six times of intermediate and final annealing) and F-II(one final annealing after six times of intermediate annealing) were used for preparation of multi-coated PZT thin films. As the annealing temperature was increased, high capacitance could be obtained, for instance, 2700.angs.-thick PZT thin film annealed at 680.deg. C had a capacitance value of approximately 20nF at 1kHz. In addition, it is found that the dielectric constant is a function of the perovskite phase fraction. In case of F-I method, PZT thin film had a remanent polarization(Pr) of 8-15.mu.C/c $m^{2}$ and a coercive field( $E_{c}$) of 35-44kV/cm according to annealing temperature, whereas PZT film fabricated by F-II method had as high as 24-25.mu.C/c $m^{2}$ and 48-59kV/cm, respectively. As a result of measuring Curie temperature, PZT thin film had a range of 460-480.deg. C by F-I method and more or less higher range of 525-530.deg. C by F-II method, which implied that different microstructures could cause the different Curie temperature. Through I-V measurement, leakage current of PZT thin film fabricated by F-I and F-II methods was 64nA/c $m^{2}$ and 2.2.mu.A/c $m^{2}$ in the electric field of 100kV/cm, respectively.y.y.y.

• 한국전기전자재료학회:학술대회논문집
• /
• 한국전기전자재료학회 2003년도 하계학술대회 논문집 Vol.4 No.1
• /
• pp.185-190
• /
• 2003

In this paper, it was demonstrated that the organic thin film transistors were fabricated by the organic gate insulators with vapor deposition polymerization (VDP) processing. In order to form polyimide as a gate insulator, vapor deposition polymerization process was also introduced instead of spin-coating process, where polyimide film was co-deposited by high-vacuum thermal evaporation from 4,4'-oxydiphthalic anhydride (ODPA) and 4,4'-oxydianiline (ODA) and 2,2-bis(3,4-dicarboxyphenyl)hexafluoropropane dianhydride (6FDA) and ODA, and cured at $150^{\circ}C$ for 1hr. Electrical output characteristics in our organic thin film transistors using the staggered-inverted top-contact structure obtained to the saturated slop in the saturation region and the subthreshold non-linearity in the triode region. Field effect mobility, threshold voltage, and on-off current ratio in $0.45\;{\mu}m$ thick gate dielectric layer were about $0.17\;cm^2/Vs$, -7 V, and $10^6\;A/A$, respectively. Details on the explanation of compared to organic thin-film transistors (OTFTS) electrical characteristics of ODPA-ODA and 6FDA-ODA as gate insulators by fabricated thermal co-deposition method.

• 한국전기전자재료학회:학술대회논문집
• /
• 한국전기전자재료학회 2008년도 추계학술대회 논문집 Vol.21
• /
• pp.210-210
• /
• 2008

에어로졸 증착법은 상온에서 다양한 기판 상에 고밀도의 세라믹 후막을 코팅할 수 있는 최신 기술로써 다양한 방면으로의 응용이 개대되고 있다. 본 실험에서는 ADM을 이용하여 고주파수 영역에서 사용가능한 기판소재 제조에 관한 연구를 진행하였다. ADM을 통해 형성된 $Al_2O_3$ 막의 유전율은 9-10으로 bulk 시료와 비슷한 특성을 보였으나 후막의 손실률의 경우는 bulk 시료에 비해 상당히 컸으며 주파수 증가에 따라 그 값이 크게 감소하는 경향을 보였다. 본 실험에서는 ADM으로 형성된 $Al_2O_3$의 높은 손실률의 원인에 대해 고찰하고 ADM 을 통해 기판소재로 사용가능한 저손실의 $Al_2O_3$막의 제조를 위한 방법을 제시하고자 하였다.

• 한국진공학회:학술대회논문집
• /
• 한국진공학회 2010년도 제39회 하계학술대회 초록집
• /
• pp.287-287
• /
• 2010

We report a new direct patterning method, called liquid bridge-mediated nanotransfer molding (LB-nTM), for the formation of two- or three-dimensional structures with feature sizes between tens of nanometers and tens of micron over large areas. LB-nTM is based on the direct transfer of various materials from a mold to a substrate via a liquid bridge between them. This procedure can be adopted for automated direct printing machines that generate patterns of functional materials with a wide range of feature sizes on diverse substrates. Arrays of TIPS-PEN TFTs were fabricated on 4" polyethersulfone (PES) substrates by LB-nTM using PDMS molds. An inverted staggered structure was employed in the TFT device fabrication. A 150 nm-thick indium-tin oxide (ITO) gate electrode and a 200 nm-thick SiO2dielectric layer were formed on a PES substrate by sputter deposition. An array of TIPS-PEN patterns (thickness: 60 nm) as active channel layers was fabricated on the substrate by LB-nTM. The nominal channel length of the TIPS-PEN TFT was 10 mm, while the channel width was 135 mm. Finally, the source and drain electrodes of 200 nm-thick Ag were defined on the substrate by LB-nTM. The TIPS-PEN TFTs can endure strenuous bending and are also transparent in the visible range, and therefore potentially useful for flexible and invisible electronics.

• 한국세라믹학회지
• /
• 제33권9호
• /
• pp.969-976
• /
• 1996

RuO2 thin films were deposited on SiO2(1000 $\AA$)/Si by hot-wall Metal Organic Chemical Vapor Depositon. The crystallinity of RuO2 thin films increased with increasing deposition temperature and the preferred orienta-tion of RuO2 films converted (200) plane to (101) plane with increasing film thicknesses. Such a change in preferred orientation was influenced on the crystallographic structure and the residual stress of RuO2 thin films. The resistivity of the 2700$\AA$-thick RuO2 thin films deposted at 30$0^{\circ}C$ was 52.7$\mu$$\Omega$-cm and they could be applicable to bottom electrodes of high dielectric materials. However the resistivity of RuO2 thin films increased with decreasing film thicknesses. The grain size and the resistivity of RuO2 thin films were densified with increasing the annealing temperature and showed the decrease of resistivity.