• Title/Summary/Keyword: DSP 보드

Search Result 173, Processing Time 0.023 seconds

Efficient Implementation of FMCW Radar Signal Processing Parts Using Low Cost DSP (저가형 DSP를 사용하는 FMCW 레이더 신호처리부의 효율적 구현 방안)

  • Oh, Woojin
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.20 no.4
    • /
    • pp.707-714
    • /
    • 2016
  • Active driving safety systems for vehicle, such as the front collision avoidance, lane departure warning, and lane change assistance, have been popular to be adopted to the compact car. For improving performance and competitive cost, FMCW radar has been researched to adopt a phased array or a multi-beam antenna, and to integrate the front and the side radar. In this paper we propose several efficient methods to implement the signal processing module of FMCW radar system using low cost DSP. The pulse width modulation (PWM) based analog conversion, the approximation of time-eating functions, and the adoption of vector-based computation, etc, are proposed and implemented. The implemented signal processing board shows the real-time performance of 1.4ms pulse repetition interval (PRI) with 1024pt-FFT. In real road we verify the radar performance under real-time constraints of 10Hz update time.

Real-time Implementation of AMR-WB Speech Codec Using TeakLite DSP (TeakLite DSP를 이용한 적응형 다중 비트율 광대역 (AMR-WB) 음성부호화기의 실시간 구현)

  • 정희범;김경수;한민수;변경진
    • The Journal of the Acoustical Society of Korea
    • /
    • v.23 no.3
    • /
    • pp.262-267
    • /
    • 2004
  • AMR-WB (Adaptive Multi Rate Wideband) speech codec, the most recent voice codec standardized by 3GPP, has the wider audio bandwidth of 50∼7000 Hz and operates on nine speech coding bit rates between 6.60 and 23.85 kbit/s. This Paper presents the real-time implementation of AMR-WB speech codec by using a 16 bit fixed-point TeakLite DSP. The implemented AMR-WB codec requires the complexity of 52.2 MIPS at 23.85 kbit/s mode and also needs the program memory of 17.9 kwords, data RAM of 11.8 kwords, and data ROM of 10.1kwords. It was verified through passing the all test vectors provided by 3GPP with maintaining bit exactness. Stable operations on the real-time testing board were also proved without any distortions and delays for the audio in/out.

Real-Time Implementation of the EHSX Speech Coder Using a Floating Point DSP (부동 소수점 DSP를 이용한 4kbps EHSX 음성 부호화기의 실시간 구현)

  • 이인성;박동원;김정호
    • The Journal of the Acoustical Society of Korea
    • /
    • v.23 no.5
    • /
    • pp.420-427
    • /
    • 2004
  • This paper presents real time implementation of 4kbps EHSX (Enhanced Harmonic Stochastic Excitation) speech coder that combines the harmonic vector excitation coding with time-separated transition coding. The harmonic vector excitation coding uses the harmonic excitation coding for voiced frames and used the vector excitation coding with the structure of analysis-by-synthesis for unvoiced frames, respectively. For transition frames mixed with voiced and unvoiced signal, we use the time-separated transition coding. In this paper. we present the optimization methods of implementation speech coder on the EMS320C6701/sup (R)/ DSP. To reduce the complex for real-time implementation. we perform the optimization method in algorithm by replacing the complex sinusoidal synthesis method with IFFT. and we apply fully pipelines hand assembly coding after converting it from floating source to fixed source. To generate a more efficient code. we also make use or the available EMS320C6701/sup (R)/ resources such as Fastest67x library and memory organization.

An Implementation of Adaptive Noise Canceller using Instantaneous Signal to Noise Ratio with DSP Processor (순시신호 대 잡음비 알고리즘을 이용한 적응 잡음 제거기의 DSP 구현)

  • Lee, Jae-Kyun;Ryu, Boo-Shik;Kim, Chun-Sik;Lee, Chae-Wook
    • Journal of the Institute of Convergence Signal Processing
    • /
    • v.10 no.3
    • /
    • pp.158-163
    • /
    • 2009
  • LMS(Least Mean Square) algorithm requires simple equation and is used widely because of the low complexity. If the convergence speed increase, LMS algorithm has a divergence in case of sharp environment changes. And if a stability increase, the convergence speed becomes slow. This algorithm based on a trade off between fast convergence and system stability. To improve this problem, VSSLMS (Variable Step Size LMS) algorithm was developed. The VSSLMS algorithm improved the convergence speed and performance as adjusting step size using error signal. In this paper, I-VSSLMS algorithm is proposed tor improve the performance of adaptive noise canceller in real-time environments. The proposed algorithm is applied to adaptive noise canceller using TMS320C6713 DSP board and we did simulation by real time. Then we compared performance of each algorithm and demonstrated that proposed algorithm has superior performance.

  • PDF

AVS Video Decoder Implementation for Multimedia DSP (멀티미디어 DSP를 위한 AVS 비디오 복호화기 구현)

  • Kang, Dae-Beom;Sim, Dong-Gyu
    • Journal of the Institute of Electronics Engineers of Korea SP
    • /
    • v.46 no.5
    • /
    • pp.151-161
    • /
    • 2009
  • Audio Video Standard (AVS) is the audio and video compression standard that was developed for domestic video applications in China. AVS employs low complexity tools to minimize degradation of RD performance of the state-the-art video codec, H.264/AVC. The AVS video codec consists of $8{\times}8$ block prediction and the same size transform to improve compression efficiency for VGA and higher resolution sequences. Currently, the AVS has been adopted more and more for IPTV services and mobile applications in China. So, many consumer electronics companies and multimedia-related laboratories have been developing applications and chips for the AVS. In this paper, we implemented the AVS video decoder and optimize it on TI's Davinci EVM DSP board. For improving the decoding speed and clocks, we removed unnecessary memory operations and we also used high-speed VLD algorithm, linear assembly, intrinsic functions and so forth. Test results show that decoding speed of the optimized decoder is $5{\sim}7$ times faster than that of the reference software (RM 5.2J).

Implementation of Adaptive Multi Rate (AMR) Vocoder for the Asynchronous IMT-2000 Mobile ASIC (IMT-2000 비동기식 단말기용 ASIC을 위한 적응형 다중 비트율 (AMR) 보코더의 구현)

  • 변경진;최민석;한민수;김경수
    • The Journal of the Acoustical Society of Korea
    • /
    • v.20 no.1
    • /
    • pp.56-61
    • /
    • 2001
  • This paper presents the real-time implementation of an AMR (Adaptive Multi Rate) vocoder which is included in the asynchronous International Mobile Telecommunication (IMT)-2000 mobile ASIC. The implemented AMR vocoder is a multi-rate coder with 8 modes operating at bit rates from 12.2kbps down to 4.75kbps. Not only the encoder and the decoder as basic functions of the vocoder are implemented, but VAD (Voice Activity Detection), SCR (Source Controlled Rate) operation and frame structuring blocks for the system interface are also implemented in this vocoder. The DSP for AMR vocoder implementation is a 16bit fixed-point DSP which is based on the TeakLite core and consists of memory block, serial interface block, register files for the parallel interface with CPU, and interrupt control logic. Through the implementation, we reduce the maximum operating complexity to 24MIPS by efficiently managing the memory structure. The AMR vocoder is verified throughout all the test vectors provided by 3GPP, and stable operation in the real-time testing board is also proved.

  • PDF

Design of MRI Spectrometer Using 1 Giga-FLOPS DSP (1-GFLOPS DSP를 이용한 자기공명영상 스펙트로미터 설계)

  • 김휴정;고광혁;이상철;정민영;장경섭;이동훈;이흥규;안창범
    • Investigative Magnetic Resonance Imaging
    • /
    • v.7 no.1
    • /
    • pp.12-21
    • /
    • 2003
  • Purpose : In order to overcome limitations in the existing conventional spectrometer, a new spectrometer with advanced functionalities is designed and implemented. Materials and Methods : We designed a spectrometer using the TMS320C6701 DSP capable of 1 giga floating point operations per second (GFLOPS). The spectrometer can generate continuously varying complicate gradient waveforms by real-time calculation, and select image plane interactively. The designed spectrometer is composed of two parts: one is DSP-based digital control part, and the other is analog part generating gradient and RF waveforms, and performing demodulation of the received RF signal. Each recover board can measure 4 channel FID signals simultaneously for parallel imaging, and provides fast reconstruction using the high speed DSP. Results : The developed spectrometer was installed on a 1.5 Tesla whole body MRI system, and performance was tested by various methods. The accurate phase control required in digital modulation and demodulation was tested, and multi-channel acquisition was examined with phase-array coil imaging. Superior image quality is obtained by the developed spectrometer compared to existing commercial spectrometer especially in the fast spin echo images. Conclusion : Interactive control of the selection planes and real-time generation of gradient waveforms are important functions required for advanced imaging such as spiral scan cardiac imaging. Multi-channel acquisition is also highly demanding for parallel imaging. In this paper a spectrometer having such functionalities is designed and developed using the TMS320C6701 DSP having 1 GFLOPS computational power. Accurate phase control was achieved by the digital modulation and demodulation techniques. Superior image qualities are obtained by the developed spectrometer for various imaging techniques including FSE, GE, and angiography compared to those obtained by the existing commercial spectrometer.

  • PDF

Development of a New Automatic Image Quality Optimization System for Mobile TFT-LCD Applications (모바일 TFT-LCD 응용을 위한 새로운 형태의 자동화질 최적화 시스템 개발)

  • Ryu, Jee-Youl;Noh, Seok-Ho
    • Journal of the Institute of Electronics Engineers of Korea SC
    • /
    • v.47 no.1
    • /
    • pp.17-28
    • /
    • 2010
  • This paper presents a new automatic TFT-LCD image quality optimization system using DSP for the first time. Since conventional manual method depends on experiences of LCD module developers, it is highly labor-intensive and requires several correction steps providing large gamma correction error. The proposed system optimizes automatically gamma adjustment and power setting registers in mobile TFT-LCD driver IC to reduce gamma correction error, adjusting time, and flicker. It contains module-under-test (MUT, TFT-LCD module), PC installed with program, multimedia display tester for measuring luminance and flicker, and control board for interface between PC and TFT-LCD module. We have developed a new algorithm using 6-point programmable matching technique with reference gamma curve and applying automatic power setting sequence. Developed algorithm and program are generally applicable for most of the TFT-LCD modules. It is realized to calibrate gamma values of 1.8, 2.0, 2.2 and 3.0, and reduce flicker level. The control board is designed with DSP and FPGA, and it supports various interfaces such as RGB and CPU. Developed automatic image quality optimization system showed significantly reduced gamma adjusting time, reduced flicker, and much less average gamma error than conventional manual method. We believe that the proposed system is very useful to provide high-quality TFT-LCD and to improve developing process using optimized gamma-curve setting and automatic power setting.

A New Image Quality Optimization System for Mobile TFT-LCD (모바일 TFT-LCD를 위한 새로운 화질 최적화 시스템)

  • Ryu, Jee-Youl;Noh, Seok-Ho
    • Proceedings of the Korean Institute of Information and Commucation Sciences Conference
    • /
    • 2008.05a
    • /
    • pp.734-737
    • /
    • 2008
  • This paper presents a new automatic TFT-LCD image quality optimization system. We also have developed new algorithms using 6-point programmable matching technique with reference gamma curve, and automatic power setting sequence. It optimizes automatically gamma adjustment and power setting registers in mobile TFT-LCD driver IC to reduce gamma correction error, adjusting time, and flicker. Developed algorithms and programs are generally applicable for most of the TFT-LCD modules. The proposed optimization system contains module-under-test (MUT, TFT-LCD module), control program, multimedia display tester for measuring luminance and flicker, and control board for interface between PC and TFT-LCD module. The control board is designed with DSP, and it supports various interfaces such as RGB and CPU. Developed automatic image quality optimization system showed significantly reduced gamma adjusting time, reduced flicker, and much less average gamma error than competing system. We believe that the proposed system is very useful to provide high image quality TFT-LCD and to reduce developing process time using optimized gamma-curve setting and automatic power setting.

  • PDF

Development of Image Quality Register Optimization System for Mobile TFT-LCD Driver IC (모바일 TFT-LCD 구동 집적회로를 위한 화질 레지스터 최적화시스템 개발)

  • Ryu, Jee-Youl;Noh, Seok-Ho
    • Proceedings of the Korean Institute of Information and Commucation Sciences Conference
    • /
    • 2008.10a
    • /
    • pp.592-595
    • /
    • 2008
  • This paper presents development of automatic image quality register optimization system using mobile TFT-LCD (Thin Film Transistor-Liquid Crystal Display) driver IC and embedded software. It optimizes automatically gamma adjustment and voltage setting registers in mobile TFT-LCD driver IC to improve gamma correction error, adjusting time, flicker noise and contrast ratio. Developed algorithms and embedded software are generally applicable for most of the TFT-LCD modules. The proposed optimization system contains module-under-test (MUT, TFT-LCD module), control program, multimedia display tester for measuring luminance, flicker noise and contrast ratio, and control board for interface between PC and TFT-LCD module. The control board is designed with DSP and FPGA, and it supports various interfaces such as RGB and CPU.

  • PDF