• Title/Summary/Keyword: DC-voltage

Search Result 4,533, Processing Time 0.037 seconds

Design of UHF Band Microstrip Antenna for Recovering Resonant Frequency and Return Loss Automatically (UHF 대역 공진 주파수 및 반사 손실 오토튜닝 마이크로스트립 안테나 설계)

  • Kim, Young-Ro;Kim, Yong-Hyu;Hur, Myung-Joon;Woo, Jong-Myung
    • The Journal of Korean Institute of Electromagnetic Engineering and Science
    • /
    • v.24 no.3
    • /
    • pp.219-232
    • /
    • 2013
  • This paper presents a microstrip antenna which recovers its resonant frequency and impedance shifted automatically by the approach of other objects such as hands. This can be used for telemetry sensor applications in the ultrahigh frequency(UHF) industrial, scientific, and medical(ISM) band. It is the key element that an frequency-reconfigurable antenna could be electrically controlled. This antenna is miniaturized by loading the folded plates at both radiating edges, and varactor diodes are installed between the radiating edges and the ground plane to control the resonant frequency by adjusting the DC bias asymmetrically. Using this voltage-controlled antenna and the micro controller peripheral circuits of reading the returned level, the antenna is designed and fabricated which recovers its resonant frequency and impedance automatically. Designed frequency auto recovering antenna is conformed to be recovered within a few seconds when the resonant frequency and impedance are shifted by the approach of other objects such as hand, metal plate, dielectric and so on.

Performance Evaluation of Backwash Hydrodynamic Separator Filter for Treatment of Micro Particles (역세척 Hydrodynamic Separator Filter를 이용한 미세입자 제거 특성 분석)

  • Lee, Jun-Ho;Bang, Ki-Woong
    • Journal of Korean Society of Environmental Engineers
    • /
    • v.34 no.10
    • /
    • pp.694-701
    • /
    • 2012
  • The main purpose of this study is to evaluate of backwash system of hydrodynamic separator filter (HSF) with solar powered submerged pumps. It consists of a photovoltaic solar array, control electronics, battery, and two submersible pump powered by a 12 voltage DC motor. The laboratory scale study on treatable potential of micro particles using backwash HSF that was a combined with perlite filter cartridge and backwash nozzles. Since it was not easy to use actual storm water in the scaled-down hydraulic model investigations, it was necessary to reproduce ranges of particle sizes with synthetic materials. The synthesized storm runoff was made with water and addition of particles; ion exchange resin partices, silica gel particles, and commercial area manhole sediment particles. HSF was made of acryl resin with 250 mm of diameter filter chamber and overall height of 800 mm. Four case test were performed with different backwashing conditions and determined the SS removal efficiency with various surface loading rates. The operated range of surface loading rate was about 308~$1,250m^3/m^2/day$. It was found that SS removal efficiency of HSF using two submersible pumps improved by about 18% compared with HSF without backwash. Nonpoint control devices with solar water pumping systems would be useful for backwashing the filter in areas with not suppling electricity and reduce filter media exchange cost.

A Calibration-Free 14b 70MS/s 0.13um CMOS Pipeline A/D Converter with High-Matching 3-D Symmetric Capacitors (높은 정확도의 3차원 대칭 커패시터를 가진 보정기법을 사용하지 않는 14비트 70MS/s 0.13um CMOS 파이프라인 A/D 변환기)

  • Moon, Kyoung-Jun;Lee, Kyung-Hoon;Lee, Seung-Hoon
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.43 no.12 s.354
    • /
    • pp.55-64
    • /
    • 2006
  • This work proposes a calibration-free 14b 70MS/s 0.13um CMOS ADC for high-performance integrated systems such as WLAN and high-definition video systems simultaneously requiring high resolution, low power, and small size at high speed. The proposed ADC employs signal insensitive 3-D fully symmetric layout techniques in two MDACs for high matching accuracy without any calibration. A three-stage pipeline architecture minimizes power consumption and chip area at the target resolution and sampling rate. The input SHA with a controlled trans-conductance ratio of two amplifier stages simultaneously achieves high gain and high phase margin with gate-bootstrapped sampling switches for 14b input accuracy at the Nyquist frequency. A back-end sub-ranging flash ADC with open-loop offset cancellation and interpolation achieves 6b accuracy at 70MS/s. Low-noise current and voltage references are employed on chip with optional off-chip reference voltages. The prototype ADC implemented in a 0.13um CMOS is based on a 0.35um minimum channel length for 2.5V applications. The measured DNL and INL are within 0.65LSB and l.80LSB, respectively. The prototype ADC shows maximum SNDR and SFDR of 66dB and 81dB and a power consumption of 235mW at 70MS/s. The active die area is $3.3mm^2$.

A Study on PWM Speed Controller for Long line Fishing Motor (어로 작업용 연승기 전동기의 PWM 속도제어기에 관한 연구)

  • Vuong, Duc-Phuc;Bae, Cherl-O;Ahn, Byong-Won
    • Journal of the Korean Society of Marine Environment & Safety
    • /
    • v.21 no.1
    • /
    • pp.97-102
    • /
    • 2015
  • The long line fishing machine is combined with motor and two disc rollers has used on the small size fishing-boat under 1 ton located in near Jeollanam-do seaside. The long line fishing motor is controlled only one direction because the fishing line is loaded heavily at pulling up. On this paper we made the long line fishing 400W power motor controller which it was usually applied under 1 ton fishing boat, and designed the controller using PWM chip, Half bridge driver and MOSFET for one direction motor control. Furthermore some user convenience devices were added like battery indicator and safety protection circuit for battery overdischarge and battery source wire mismatch connection. So we protected the battery from overdicharging when the battery voltage was below 11.5V and fishermen didn't need to worry about source lines misconnection anymore. We confirmed the test version of controller was the good working condition at land and sea.

Multi-channel Transimpedance Amplifier Arrays in Short-Range LADAR Systems for Unmanned Vehicles (무인차량용 단거리 라이다 시스템을 위한 멀티채널 트랜스임피던스 증폭기 어레이)

  • Jang, Young Min;Kim, Seung Hoon;Cho, Sang Bock;Park, Sung Min
    • Journal of the Institute of Electronics and Information Engineers
    • /
    • v.50 no.12
    • /
    • pp.40-48
    • /
    • 2013
  • This paper presents multi-channel transimpedance amplifier(TIA) arrays in short-range LADAR systems for unmanned vehicles, by using a 0.18um CMOS technology. Two $4{\times}4$ channel TIA arrays including a voltage-mode INV-TIA and a current-mode CG-TIA are introduced. First, the INV-TIA consists of a inverter stage with a feedback resistor and a CML output buffer with virtual ground so as to achieve low noise, low power, easy current control for gain and impedance. Second, the CG-TIA utilizes a bias from on-chip bandgap reference and exploits a source-follower for high-frequency peaking, yielding 1.26 times smaller chip area per channel than INV-TIA. Post-layout simulations demonstrate that the INV-TIA achieves 57.5-dB${\Omega}$ transimpedance gain, 340-MHz bandwidth, 3.7-pA/sqrt(Hz) average noise current spectral density, and 2.84mW power dissipation, whereas the CG-TIA obtains 54.5-dB${\Omega}$ transimpedance gain, 360-MHz bandwidth, 9.17-pA/sqrt(Hz) average noise current spectral density, and 4.24mW power dissipation. Yet, the pulse simulations reveal that the CG-TIA array shows better output pulses in the range of 200-500-Mb/s operations.

Growth of artificial Pb$ZrO_3$/Pb$TiO_3$ superlattices by pulsed laser deposition and their electrical properties (펄스레이져 증착법을 이용한 Pb$ZrO_3$/Pb$TiO_3$ 산화물 인공격자의 성장 및 전기적 특성)

  • 최택집;이광열;이재찬
    • Proceedings of the Materials Research Society of Korea Conference
    • /
    • 2003.11a
    • /
    • pp.54-54
    • /
    • 2003
  • 최근 새로운 개념에 물성 구현을 위한 강유전체 산화물 인공격자의 연구가 활발히 진행되고 있다. 본 연구에서는 펄스레이져 증착법을 이용하여 산소분압 100 mTorr와 증착온도 50$0^{\circ}C$에서 LSCO/MgO 기판 위에 PbTiO$_3$(PTO) 와 PbZrO$_3$(PZO)을 주기적으로 적층하여 강유전체 산화물 인공격자를 형성하였다. 인공격자의 주기는 1~100 unitcell 까지 변화시켰다. 적층주기와 두께 변화에 따른 PZO/PTO 인공격자의 성장과 전기적 특성에 대하여 관찰하였다. X선 회절분석을 통하여 PZO/PTO 인공격자는 주기가 25 unit cell 이하의 적층구조에서 초격자의 형성으로 인한 위성피크가 관찰되었으며, 그 이하의 낮은 주기(1~10 unitcell)에서는 위성피크와 강한 (100)과 (200) 성장거동을 보였다. 높은 주기에서는 c축 성장된 PTO와 a축 성장된 PZO 각각의 성장거동을 보였다. 적층 주기가 감소함에 따라 a축 성장된 PTO와 c축 성장된 PZO가 초격자를 형성하였다. 적층주기가 감소함에 따라 유전상수와 잔류분극값이 향상되었다. 유전상수는 1 unitcell 주기에서 800정도의 값을 보였고, 잔류분극값은 2 unitcell 주기에서 2Pr=38.7 $\mu$C/$\textrm{cm}^2$ 정도의 가장 큰 값을 나타냈다. 적층주기가 2 unitcell에서 두께가 감소함에 따라 유전상수가 감소하였고, 20 nm 까지 분극반전에 의한 capacitance-voltage 특성곡선의 이력 현상(강유전성)을 관찰하였다. 이러한 산화물 인공초격자에서의 유전상수와 잔류분극값의 향상에 대하여 논의 할 것이며, 임계크기효과 관점에서 나노사이즈(50 nm~5 nm)에서 인공초격자의 전기적 분극의 안정성에 대하여 또한 논의 할 것이다.소수성 가스의 경우70% 이상 향상되었음을 알 수 있었으며, 본 연구를 통해 광분해를 이용한 스크러버가 기존설비의 장.단점을 충분히 보완 가능한 환경 설비임을 확인할 수 있었다. duty로 구동하였으며, duty비 증가에 따라 pulse의 on-time을 고정하고 frequency를 변화시켰다. dc까지 duty비가 증가됨에 따라 방출전류의 양이 선형적으로 증가하였다. 전압을 일정하게 고정시키고 각 duty비에서 시간에 따라 방출전류를 측정한 결과 duty비가 높을수록 방출전류가 시간에 따라 급격히 감소하였다. 각 duty비에서 방출전류의 양이 1/2로 감소하는 시점을 에미터의 수명으로 볼 때 duty비 대 에미터 수명관계를 구해 높은 duty비에서 전계방출을 시킴으로써 실제의 구동조건인 낮은 duty비에서의 수명을 단시간에 예측할 수 있었다. 단속적으로 일어난 것으로 생각된다.리 폐 관류는 정맥주입 방법에 비해 고농도의 cisplatin 투여로 인한 다른 장기에서의 농도 증가 없이 폐 조직에 약 50배 정도의 고농도 cisplatin을 투여할 수 있었으며, 또한 분리 폐 관류 시 cisplatin에 의한 직접적 폐 독성은 발견되지 않았다이 낮았으나 통계학적 의의는 없었다[10.0%(4/40) : 8.2%(20/244), p>0.05]. 결론: 비디오흉강경술에서 재발을 낮추기 위해 수술시 폐야 전체를 관찰하여 존재하는 폐기포를 놓치지 않는 것이 중요하며, 폐기포를 확인하지 못한 경우와 이차성 자연기흉에 대해서는 흉막유착술에 더 세심한 주의가 필요하다는 것을 확인하였다. 비디오흉강경수술은 통증이 적고, 입원기간이 짧고, 사회로의 복귀가 빠르며, 고위험군에 적용할 수 있고, 무엇보다도 미용상의 이점이 크다는 면에서 자연기흉에 대해 유용한 치료방법임에는 틀림이 없으나 개흉술에 비해 재발율이 높고 비용이 비싸다는 문제가 제기되고 있는 만큼 더 세심한 주의와 장기 추적관찰이 필요하리라 사료된

  • PDF

DEVELOPMENT OF AC SERVO MOTOR CONTROLLER FOR INDUSTRIAL ROBOT AND CNC MACHINE SYSTEM (산업용 ROBOT와 공작기계를 위한 AC SERVO MOTOR 제어기 개발)

  • Lim, Sang-Gwon;Lee, Jin-Won;Moon, Yong-Ky;Jeon, Dong-Lyeol;Jin, Sang-Hyun;Oh, In-Hwan;Kim, Dong-Il;Kim, Sung-Kwun
    • Proceedings of the KIEE Conference
    • /
    • 1992.07b
    • /
    • pp.1211-1214
    • /
    • 1992
  • AC servo motor drives, Fara DS series, proposed in this paper can be effectively used in robots, CNC machine tools, and FA system with AC servo motors as actuators. The inverter of the AC servo drive consists of IGBT (Insulated Gate Bipolar Transistor) which have high switching frequency. Noises and vibrations generated in variable speed control of AC servo motors can be greatly reduced due to their high switching frequencies. In the developed servo drive, maximum torque is always generated in the whole speed range by compensating phase shift, which results from the nonlinearies of the AC servo motor during abrupt acceleration and deceleration. Abundant protection functions are provided to prevent abnormal state of the servo motor, and furthermore diverse user options are considered provided for the effective application. The proposed AC servo motor drive is designed to minimize velocity variation with respect to external load, supply voltage, environmental temperature, and humidity, so can be widely used in the fields of factory automation including robots and CNC msachine tools.

  • PDF

Parthenogenetic Activation of Porcine Oocytes and Isolation of Embryonic Stem Cells-like Derived from Parthenogenetic Blastocysts

  • Xu, X.M.;Hua, J.L.;Jia, W.W.;Huang, W.;Yang, C.R.;Dou, Z.Y.
    • Asian-Australasian Journal of Animal Sciences
    • /
    • v.20 no.10
    • /
    • pp.1510-1516
    • /
    • 2007
  • These experiments were carried out to optimize the parameters of electrical activation, methods of parthenogenetic activation and embryo culture in vitro and meanwhile to isolate embryonic stem cells-like (ESCs) derived from porcine parthenogenetic blastocysts (pPBs). These results showed that, as the electric field strength increased from 1.0 to 2.7 kV/cm, the cleavage rate of parthenogenetic embryos increased gradually but the rate of oocyte lysis was significantly increased when using 2.7 kV/cm field strength. The rate of cleavage in 2.2 and 2.7 kV/cm groups was significantly increased in comparison with that of the 1.0 kV/cm group. A voltage field strength of 2.2 kV/cm DC was used to investigate blastocyst development following activation with a single pulse of 30 or $60-{\mu}sec$ pulse duration. The optimum pulse duration was 30-${\mu}sec$, with a blastocyst rate of 20.7%. Multiple pulses were inferior to a single pulse for blastocyst yield (8.0% vs. 29.9) (p<0.05). For porcine oocyte parthenogenetic activation methods, the rates of cleavage (79.0% vs. 59.8%) and blastocysts (19.4% vs. 3.4%) were significantly increased in electrical activation in contrast to chemical activation with ionomycin/6-DMAP (p<0.05). Rates of cleavage and blastocyst formation in NCSU-23 and PZM-3 embryo media were higher than those of G1.3/G2.3 serial culture media, but there was no significant difference among the three groups. The total cell number of blastocysts in PZM-3 embryo culture media containing $5{\mu}g/ml$ insulin was significantly higher than that of the control (no insulin) ($44.3{\pm}9.1$ vs. $33.9{\pm}11.7$). For isolation of PESCs-like, the rates of porcine blastocysts attached to feeder layers and ICM colony formation in Method B (nude embryo culture) were better than those in Method A (intact embryo culture).

Design and Implementation of 8b/10b Encoder/Decoder for Serial ATA (직렬 ATA용 8b/10b 인코더와 디코더 설계 및 구현)

  • Heo Jung-Hwa;Park Nho-Kyung;Park Sang-Bong
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.29 no.1A
    • /
    • pp.93-98
    • /
    • 2004
  • Serial ATA interface Is inexpensive comparatively and performance is superior. So it is suitable technology in demand that now require data transmission and throughput of high speed. This paper describes a design and implementation of Serial ATA Link layer about error detection and 8b/10b encoder/decoder for DC balance in frequency 150MHz. The 8b/10b Encoder is partitioned into a 5b/6b plus a 3b/4b coder. The logical model of the block is described by using Verilog HDL at register transistor level and the verified HDL is synthesized using standard cell libraries. And it is fabricated with $0.35{\mu}m$ Standard CMOS Cell library and the chip size is about $1500{\mu}m\;*\;1500{\mu}m$. The function of this chip has been verified and tested using testboard with FPGA equipment and IDEC ATS2 test equipment. It is used to frequency of 100MHz in verification processes and supply voltage 3.3V. The result of testing is well on the system clock 100MHz. The designed and verified each blocks may be used IP in the field of high speed serial data communication.

Design of a Low-Power CMOS Fractional-N Frequency Synthesizer for 2.4GHz ISM Band Applications (2.4GHz ISM 대역 응용을 위한 저전력 CMOS Fractional-N 주파수합성기 설계)

  • Oh, Kun-Chang;Kim, Kyung-Hwan;Park, Jong-Tae;Yu, Chong-Gun
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.45 no.6
    • /
    • pp.60-67
    • /
    • 2008
  • A low-power 2.4GHz fractional-N frequency synthesizer has been designed for 2.4GHz ISM band applications such as Bluetooth, Zigbee, and WLAN. To achieve low-power characteristic, the design has been focused on the power optimization of power-hungry blocks such as VCO, prescaler, and ${\Sigma}-{\Delta}$ modulator. An NP-core type VCO is adopted to optimize both phase noise and power consumption. Dynamic D-F/Fs with no static DC current are employed in designing the low-power prescaler circuit. The ${\Sigma}-{\Delta}$ modulator is designed using a modulus mapping circuit for reducing hardware complexity and power consumption. The designed frequency synthesizer which was fabricated using a $0.18{\mu}m$ CMOS process consumes 7.9mA from a single 1.8V supply voltage. The experimental results show that a phase noise of -118dBc/Hz at 1MHz offset, the reference spur of -70dBc at 25MHz offset, and the channel switching time of $15{\mu}s$ over 25MHz transition have been achieved. The designed chip occupies an area of $1.16mm^2$ including pads where the core area is only $0.64mm^2$.