• Title/Summary/Keyword: Current matching

Search Result 495, Processing Time 0.025 seconds

The Improvement of Matching of Amplifier Input Transistor for Display Driver IC (Display Driver IC용 Amplifier Input Transistor의 Matching 개선)

  • Kim, Hyeon-Cheol;Roh, Yong-Han
    • Journal of the Korean Institute of Electrical and Electronic Material Engineers
    • /
    • v.21 no.3
    • /
    • pp.213-216
    • /
    • 2008
  • The voltages for pixel electrodes on LCD panels are supplied with analog voltages from LCD Driver ICs (LDIs). The latest LDI developed for large LCD TV's has suffered from the degradation of analog output characteristics (target voltage: AVO and output voltage deviation: dVO). By the failure analysis, humps in $I_D-V_G$ curves have been observed in high voltage (HV) NMOS devices for input transistors in amplifiers. The hump is investigated to be the main cause of the deviation for the driving current in HV NMOS transistors. It also makes the matching between two input transistors worse and consequently aggravates the analog output characteristics. By simply modifying the active layout of HV NMOS transistors, this hump was removed and the analog characteristics (AVO &dVO) were improved significantly. In the help of the improved analog characteristics, it also became possible to reduce the size of the input transistors less than a half of conventional transistors and significantly improve the integration density of LDIs.

Matching GIS Lane Data with Vehicle Position Using Camera Image (영상을 이용한 주행차량 위치정보와 GIS 차선 데이터 매칭 기법)

  • Kim, Min-Woo;Moon, Sang-Chan;Joo, Da-Ni;Lee, Soon-Geul
    • Transactions of the Korean Society of Automotive Engineers
    • /
    • v.22 no.7
    • /
    • pp.40-47
    • /
    • 2014
  • This paper proposes a matching method of GIS lane information with a vehicle position using camera image to reduce DGPS error. Images of straight road are taken using a camera that is installed on the front center of the vehicle, and the distance between the vehicle and the lane are estimated using the images. The current GIS lane data is matched by comparing the estimated distance and the measured distance using a DGPS. Inverse perspective mapping is used to minimize the error of image processing from the heading angle, and single buffering method is applied to decide the exact moment of GIS match. Through practical test on the highway, feasibility of the GIS matching using camera image is confirmed.

Matching Performance Analysis of Upsampled Satellite Image and GCP Chip for Establishing Automatic Precision Sensor Orientation for High-Resolution Satellite Images

  • Hyeon-Gyeong Choi;Sung-Joo Yoon;Sunghyeon Kim;Taejung Kim
    • Korean Journal of Remote Sensing
    • /
    • v.40 no.1
    • /
    • pp.103-114
    • /
    • 2024
  • The escalating demands for high-resolution satellite imagery necessitate the dissemination of geospatial data with superior accuracy.Achieving precise positioning is imperative for mitigating geometric distortions inherent in high-resolution satellite imagery. However, maintaining sub-pixel level accuracy poses significant challenges within the current technological landscape. This research introduces an approach wherein upsampling is employed on both the satellite image and ground control points (GCPs) chip, facilitating the establishment of a high-resolution satellite image precision sensor orientation. The ensuing analysis entails a comprehensive comparison of matching performance. To evaluate the proposed methodology, the Compact Advanced Satellite 500-1 (CAS500-1), boasting a resolution of 0.5 m, serves as the high-resolution satellite image. Correspondingly, GCP chips with resolutions of 0.25 m and 0.5 m are utilized for the South Korean and North Korean regions, respectively. Results from the experiment reveal that concurrent upsampling of satellite imagery and GCP chips enhances matching performance by up to 50% in comparison to the original resolution. Furthermore, the position error only improved with 2x upsampling. However,with 3x upsampling, the position error tended to increase. This study affirms that meticulous upsampling of high-resolution satellite imagery and GCP chips can yield sub-pixel-level positioning accuracy, thereby advancing the state-of-the-art in the field.

An Inductance Voltage Vector Control Strategy and Stability Study Based on Proportional Resonant Regulators under the Stationary αβ Frame for PWM Converters

  • Sun, Qiang;Wei, Kexin;Gao, Chenghai;Wang, Shasha;Liang, Bin
    • Journal of Power Electronics
    • /
    • v.16 no.3
    • /
    • pp.1110-1121
    • /
    • 2016
  • The mathematical model of a three phase PWM converter under the stationary αβ reference frame is deduced and constructed based on a Proportional-Resonant (PR) regulator, which can replace trigonometric function calculation, Park transformation, real-time detection of a Phase Locked Loop and feed-forward decoupling with the proposed accurate calculation of the inductance voltage vector. To avoid the parallel resonance of the LCL topology, the active damping method of the proportional capacitor-current feedback is employed. As to current vector error elimination, an optimized PR controller of the inner current loop is proposed with the zero-pole matching (ZPM) and cancellation method to configure the regulator. The impacts on system's characteristics and stability margin caused by the PR controller and control parameter variations in the inner-current loop are analyzed, and the correlations among active damping feedback coefficient, sampling and transport delay, and system robustness have been established. An equivalent model of the inner current loop is studied via the pole-zero locus along with the pole placement method and frequency response characteristics. Then, the parameter values of the control system are chosen according to their decisive roles and performance indicators. Finally, simulation and experimental results obtained while adopting the proposed method illustrated its feasibility and effectiveness, and the inner current loop achieved zero static error tracking with a good dynamic response and steady-state performance.

Map Matching Algorithm for Self-Contained Positioning (자립식 위치측정을 위한 Map Matching 알고리즘)

  • Lee, Jong-Hun;Kang, Tae-Ho;Kim, Jin-Seo;Lee, Woo-Yeul;Chae, Kwan-Soo;Kim, Young-Gi
    • Journal of Korean Society for Geospatial Information Science
    • /
    • v.3 no.2 s.6
    • /
    • pp.213-220
    • /
    • 1995
  • Map Matching is the method for correcting the current position from dead reckoning in Car Navigation System. In this paper, we proposed the new map matching algorithm that can correct the positioning error caused by sensors and digital map data around the cross road area. To do this, first we set the error boundary of the cross road area by combining the relative error of moving distance and the absolute error of road length, second, we find out the starting point of turning within the determined error boundary of the cross point area, third, we compare the turning angle of the car to the angle of each possible road, and the last, we decide the matched road. We used wheel sensor as a speed sensor and used optical fiber gyro as a directional sensor, and assembled the sensors to the notebook computer. We testified our algorithm by driving the Daejeon area-which is a part of south Korea-as a test area. And we proved the efficiency by doing that.

  • PDF

Proposal of the Current Mirror for the Circuit Design of CMOS Operational Amplifier (CMOS연산 증폭기 설계를 위한 전류 미러 제안)

  • ;;;;司空石鎭
    • The Transactions of the Korean Institute of Power Electronics
    • /
    • v.6 no.1
    • /
    • pp.13-20
    • /
    • 2001
  • In this appear, we proposed the new current mirror has large output resistance and excellent current matching characteristics. If supply voltage were lowered under the conventional CMOS operational amplifier, the wing of out put power could be restricted. So, the paper suggests a new way of differential operational amplifier circuit to solve the problem. The paper proposes that a new current mirror increases output swing and has a stable operation. We compare and verify characteristics of the proposed current mirror with the cascoded current mirror and the regulated current mirror through simulation.

  • PDF

Fast Full Search Block Matching Algorithm Using The Search Region Subsampling and The Difference of Adjacent Pixels (탐색 영역 부표본화 및 이웃 화소간의 차를 이용한 고속 전역 탐색 블록 정합 알고리듬)

  • Cheong, Won-Sik;Lee, Bub-Ki;Lee, Kyeong-Hwan;Choi, Jung-Hyun;Kim, Kyeong-Kyu;Kim, Duk-Gyoo;Lee, Kuhn-Il
    • Journal of the Korean Institute of Telematics and Electronics S
    • /
    • v.36S no.11
    • /
    • pp.102-111
    • /
    • 1999
  • In this paper, we propose a fast full search block matching algorithm using the search region subsampling and the difference of adjacent pixels in current block. In the proposed algorithm, we calculate the lower bound of mean absolute difference (MAD) at each search point using the MAD value of neighbor search point and the difference of adjacent pixels in current block. After that, we perform block matching process only at the search points that need block matching process using the lower bound of MAD at each search point. To calculate the lower bound of MAD at each search point, we need the MAD value of neighbor search point. Therefore, the search points are subsampled at the factor of 4 and the MAD value at the subsampled search points are calculated by the block matching process. And then, the lower bound of MAD at the rest search points are calculated using the MAD value of the neighbor subsampled search point and the difference of adjacent pixels in current block. Finally, we discard the search points that have the lower bound of MAD value exceed the reference MAD which is the minimum MAD value of the MAD values at the subsampled search points and we perform the block matching process only at the search points that need block matching process. By doing so, we can reduce the computation complexity drastically while the motion compensated error performance is kept the same as that of full search block matching algorithm (FSBMA). The experimental results show that the proposed method has a much lower computational complexity than that of FSBMA while the motion compensated error performance of the proposed method is kept same as that of FSBMA.

  • PDF

A Fast String Matching Scheme without using Buffer for Linux Netfilter based Internet Worm Detection (리눅스 넷필터 기반의 인터넷 웜 탐지에서 버퍼를 이용하지 않는 빠른 스트링 매칭 방법)

  • Kwak, Hu-Keun;Chung, Kyu-Sik
    • The KIPS Transactions:PartC
    • /
    • v.13C no.7 s.110
    • /
    • pp.821-830
    • /
    • 2006
  • As internet worms are spread out worldwide, the detection and filtering of worms becomes one of hot issues in the internet security. As one of implementation methods to detect worms, the Linux Netfilter kernel module can be used. Its basic operation for worm detection is a string matching where coming packet(s) on the network is/are compared with predefined worm signatures(patterns). A worm can appear in a packet or in two (or more) succeeding packets where some part of worm is in the first packet and its remaining part is in its succeeding packet(s). Assuming that the maximum length of a worm pattern is less than 1024 bytes, we need to perform a string matching up to two succeeding packets of 2048 bytes. To do so, Linux Netfilter keeps the previous packet in buffer and performs matching with a combined 2048 byte string of the buffered packet and current packet. As the number of concurrent connections to be handled in the worm detection system increases, the total size of buffer (memory) increases and string matching speed becomes low In this paper, to reduce the memory buffer size and get higher speed of string matching, we propose a string matching scheme without using buffer. The proposed scheme keeps the partial matching result of the previous packet with signatures and has no buffering for previous packet. The partial matching information is used to detect a worm in the two succeeding packets. We implemented the proposed scheme by modifying the Linux Netfilter. Then we compared the modified Linux Netfilter module with the original Linux Netfilter module. Experimental results show that the proposed scheme has 25% lower memory usage and 54% higher speed compared to the original scheme.

Current Equation Loop Design of Muti-channel Direct Drive Valve Actuation (다중채널 직접구동 엑츄에이터의 구동전류 동일화 루프 설계)

  • Nam, Yoonsu
    • Journal of the Korean Society for Precision Engineering
    • /
    • v.17 no.10
    • /
    • pp.162-169
    • /
    • 2000
  • A Direct Drive Valve(DDV) hydraulic actuation system which is commonly used as an aircraft's control surface driving actuator has multi-loop control structure to ensure its safety operation. However, because of not perfect matching of one self channel characteristics with the others, the servo valve driving current of each channel can be widely different. Therefore, the long-time use of DDV actuator without any correction of these channel current offsets will cause the problem of performance or life expectancy degradation due to unwanted heats in the linear motor. A current equalization loop structure which can minimizes current offsets between channels is introduced and designed. The performance of the current equalization loop is investigated and verified through the analytic and experimental ways.

  • PDF

Analog CMOS Performance Degradation due to Edge Direct Tunneling (EDT) Current in sub-l00nm Technology

  • Navakanta Bhat;Thakur, Chandrabhan-Singh
    • JSTS:Journal of Semiconductor Technology and Science
    • /
    • v.3 no.3
    • /
    • pp.139-144
    • /
    • 2003
  • We report the results of extensive mixed mode simulations and theoretical analysis to quantify the contribution of the edge direct tunneling (EDT) current on the total gate leakage current of 80nm NMOSFET with SiO2 gate dielectric. It is shown that EDT has a profound impact on basic analog circuit building blocks such as sample-hold (S/H) circuit and the current mirror circuit. A transistor design methodology with zero gate-source/drain overlap is proposed to mitigate the EDT effect. This results in lower voltage droop in S/H application and better current matching in current mirror application. It is demonstrated that decreasing the overlap length also improves the basic analog circuit performance metrics of the transistor. The transistor with zero gate-source/drain overlap, results in better transconductance, input resistance, output resistance, intrinsic gain and unity gain transition frequency.