• Nuclear Engineering and Technology
• /
• v.48 no.2
• /
• pp.448-456
• /
• 2016

Severe accident scenarios in nuclear reactors, such as nuclear meltdown, reveal that an extremely hot molten core may fall into the nuclear reactor cavity and seriously affect the safety of the nuclear containment vessel due to the chain reaction caused by the reaction between the molten core and concrete. This paper reports on research focused on the type and amount of vapor produced during the reaction between a high-temperature molten core and concrete, as well as on the erosion rate of concrete and the heat transfer characteristics at its vicinity. This study identifies themass fraction and melting temperature as the most influential properties of concrete necessary for a safety analysis conducted in relation to the thermal interaction between the molten core and the basemat concrete. The types of concrete that are actually used in nuclear reactor cavities were investigated. The $H_2O$ content in concrete required for the computation of the relative amount of gases generated by the chemical reaction of the vapor, the quantity of $CO_2$ necessary for computing the cooling speed of the molten core, and the melting temperature of concrete are evaluated experimentally for the molten core-concrete interaction analysis.

• Steel and Composite Structures
• /
• v.30 no.2
• /
• pp.81-96
• /
• 2019

The behavior of a new Three-Tube Buckling-Restrained Brace (TTBRB) with circumference pre-stress (${\sigma}_{{\theta},pre}$) in core tube are investigated through a verified finite element model. The TTBRB is composed of one core tube and two restraining tubes. The core tube is in the middle to provide the axial stiffness, to carry the axial load and to dissipate the earthquake energy. The two restraining tubes are at inside and outside of the core tube, respectively, to restrain the global and local buckling of the core tube. Based on the yield criteria of fringe fiber, a design method for restraining tubes is proposed. The applicability of the proposed design equations are verified by TTBRBs with different radius-thickness ratios, with different gap widths between core tube and restraining tubs, and with different levels of ${\sigma}_{{\theta},pre}$. The outer and inner tubes will restrain the deformation of the core tube in radius direction, which causes circumference stress (${\sigma}_{\theta}$) in the core tube. Together with the ${\sigma}_{{\theta},pre}$ in the core tube that is applied through interference fit of the three tubes, the yield strength of the core tube in the axial direction is improved from 160 MPa to 235 MPa. Effects of gap width between the core tube and restraining tubes, and ${\sigma}_{{\theta},pre}$ on hysteretic behavior of TTBRBs are presented. Analysis results showed that the gap width and the ${\sigma}_{{\theta},pre}$ can significantly affect the hysteretic behavior of a TTBRB.

• Polymer(Korea)
• /
• v.32 no.3
• /
• pp.276-283
• /
• 2008

Kind of monomer(MMA, EA, BA, St)and the monomer ratio(80/20 to 20/80) where changed in the preparation of the core shell binder, and property was improved the plasma processing. Each material changed by plasma treatment time($1{\sim}10\;s$) to change to measure the tensile strength, contact angle and adhesion peel strength for the core shell binder optimal conditions for handling the output of the surface treatment. The type of polymerization and composition of the binder is a regardless initiator of APS, the reaction temperature of $85^{\circ}C$ to 0.3 wt% of the surfactant used to indicate when the conversion rate was the highest, core shell composite particle binder got two glass temperature curves. Core shell binder after the plasma processing contact angle change is the PEA/PSt 38 percent of cases within five seconds to indicate slight decrease was a decline rapidly if not handled $0^{\circ}$ to reach. Tensile strength PSt/PMMA varies $46.71{\sim}46.27\;kg_f$/2.5 cm and adhesion strength PEA/PMMA varies $7.89{\sim}14.44\;kg_f$/2.5 cm increases. Overall, adhesion strength of core shell composite particle is in the order of order PEA>PBA>PSt for shell monomer MMA.

• Journal of Powder Materials
• /
• v.21 no.5
• /
• pp.360-365
• /
• 2014

$SnO_2-CoO$/carbon-coated CoO core/shell nanowire composites were synthesized by using electrospinning and hydrothermal methods. In order to obtain $SnO_2-CoO$/carbon-coated CoO core/shell nanowire composites, $SnO_2-Co_3O_4$ nanowire composites and $SnO_2-Co_3O_4$/polygonal $Co_3O_4$ core/shell nanowire composites are also synthesized. To demonstrate their structural, chemical bonding, and morphological properties, field-emission scanning electron microscopy, transmission electron microscopy, X-ray diffraction, and X-ray photoelectron spectroscopy were carried out. These results indicated that the morphologies and structures of the samples were changed from $SnO_2-Co_3O_4$ nanowires having cylindrical structures to $SnO_2-Co_3O_4/Co_3O_4$ core/shell nanowires having polygonal structures after a hydrothermal process. At last, $SnO_2-CoO$/carbon-coated CoO core/shell nanowire composites having irregular and high surface area are formed after carbon coating using a polypyrrole (PPy). Also, there occur phases transformation of cobalt phases from $Co_3O_4$ to CoO during carbon coating using a PPy under a argon atmosphere.

• Journal of the Korea Institute of Information Security & Cryptology
• /
• v.18 no.6A
• /
• pp.51-61
• /
• 2008

This paper suggests a new way to implement high speed AES on Intel Core2 processors and AMD Athlon64 processors, which are used all over the world today. First, Core2 Processors of EM64T architecture's memory-access-instruction processing efficiency are lower than calculus-instruction processing efficiency. So, previous AES implementation techniques, which had a high rate of memory-access-instruction, could cause memory-bottleneck. To improve this problem we present the partial round key techniques that reduce the rate of memory-access-instruction. The result in Intel Core2Duo 3.0 Ghz Processors show 185 cycles/block and 2.0 Gbps's throughputs in ECB mode. This is 35 cycles/block faster than bernstein software, which is known for being the fastest way. On the other side, in AMD64 processors of AMD64 architecture, by removing bottlenecks that occur in decoding processing we could improve the speed, with the result that the Athlon64 processor reached 170 cycles/block. The result that we present is the same performance of Matsui's unpublished software.

• Applied Chemistry for Engineering
• /
• v.32 no.1
• /
• pp.28-34
• /
• 2021

SiO2/Ag core-shell nanoparticles were synthesized by combining modified Stöber process and reverse micelle method using acetoxime as a reducing agent in water/dodecylbenzenesulfonic acid (DDBA)/cyclohexane reverse micells. The SiO2/Ag core-shells were studied for structure, morphology and size using UV-visible spectroscopy, XRD, SEM and TEM. The size of a SiO2/Ag core-shell could be controlled by changing the [water]/[DDBA] molar ratio (WR) values. The size and the polydispersity of SiO2/Ag core-shells increased with increase of the WR value. The resultant Ag nanoparticles exhibit a strong surface plasmon resonance (SPR) peak at 430 nm over the amorphous SiO2 nanoparticles. The SPR peak shifted to the red side with increase in nanoparticle size. Conductive pastes with 70 wt% SiO2/Ag core-shell were prepared, and the pastes were coated on the PET films using a screen-printing method. The printed paste film of the SiO2/Ag core-shell showed higher surface resistance than the commercial Ag paste in the range of 460~750 µΩ/sq.

• Proceedings of the IEEK Conference
• /
• 2000.06b
• /
• pp.157-160
• /
• 2000

본 논문에서는 DVCR용 2-4-8 DCT core의 VSIA(Virtual Socket Interface Allience) 2.2 compliant IP의 구현에 대하여 기술한다. 본 논문에서 기술한 2-4-8 DCT/IDCT core는 Soft IP이며, VSIA의 deliverable document ver. 2.2에서 정의한 Soft-IP에 대한 72가지의 필수 항목, 조건부 필수 항목, 권고 항목 등의 전달물을 각 DWG(Development Working Group)의 사양에서 정의하고 있는 규격에 맞추어 가공하였다. 또한 본 논문에서는 Soft-IP에 대한 VSIA 권고안 및 VSIA deliverable list에 대하여 기술하고, VSIA compliant IP화를 위한 방법에 대하여 설명하였다.

• Journal of the Korean Society for Precision Engineering
• /
• v.19 no.1
• /
• pp.43-47
• /
• 2002

The new core making method economizing the amount of core sand has been requested. The new method is that a core box is heated until it reaches reasonable temperature and then core sand with core binder is sprayed into the core box. Since inner temperature distribution have to be uniform in order to form uniform thickness of core, we studied inner temperature distribution of core box. First, we determined proper number of torches and optimized torch positions to minimize the average of absolute deviation(AVEDEV) of inner temperature. The results are as fellowed: 1. The number of torches that enables uniform inner temperature distribution about $300^{\circ}C$ is 25. 2. When $S_H$ and $S_V$ is 0.7, the torch positions are optimized and AVEDEV is 5.85.

• Journal of the Korea Institute of Information and Communication Engineering
• /
• v.8 no.6
• /
• pp.1107-1114
• /
• 2004

System Packet Interface Level 4 Phase 2(SPI-4.2) is an interface for packet and cell transfer between a physical layer(PHY) device and a link layer device, for aggregate bandwidths of OC-192 ATM and Packet Over Sonet/SDH(POS), as well as 10Gbps Ethernet applications. SPI-4.2 core consists of Tx and Rx modules and supports full duplex communication. Tx module of SPI-4.2 core writes 64-bit data word and 14-bit header information from the user interface into asynchronous FIFO and transmits DDR(Double Data Rate) data over PL4 interface. Rx module of SPI-4.2 core operates in vice versa. Tx and Rx modules of SPI-4.2 core are designed to support maximum 256-channel and control the bandwidth allocation by configuring the calendar memory. Automatic DIP4 and DIP-2 parity generation and checking are implemented within the designed core. The designed core uses Xilinx ISE 5.li tool and is described in VHDL Language and is simulated by Model_SIM 5.6a. The designed core operates at 720Mbps data rate per line, which provides an aggregate bandwidth of 11.52Gbps. SPI-4.2 interface core is suited for line cards in gigabit/terabit routers, and optical cross-connect switches, and SONET/SDH-based transmission systems.

• 한국신재생에너지학회:학술대회논문집
• /
• 2007.06a
• /
• pp.350-350
• /
• 2007