• Journal of KSNVE
• /
• v.6 no.5
• /
• pp.671-677
• /
• 1996

This paper presents the analytical method for predicting turbulence- induced noise in the multilayered cylinder composed of an outer hose, an inner fluid and an internal core. It is assumed that an infinite axisymmetric cylinder is located horizontally in water with free stream velocity and the turbulent boundary layer (TBL) surrounding the outer hose is fully developed and homogeneous. The transfer function at the core surface due to the propagation of the pressure fluctuation within the TBL is formulated using the linearized Navier-Stockes equation for solid and fluid. In the estimation of the energy spectrum of wall pressure fluctuation, the empirical formula proposed by Strawderman based on the Corcos model is used. A general algorithm for the calculation of the pressure level at the surface of a core, that is, turbulence- induced noise, is presented. Through the detailed numerical simulation, it is found that the major noise mechanism is the propagation of the bulge wave along hose.

• Proceedings of the KIPE Conference
• /
• 2012.11a
• /
• pp.85-87
• /
• 2012

This paper describes the design and analysis of an integrated transformer magnetic core which comprises of two different power cores with PFC inductor and LLC resonant transformer magnetic cores. The equivalent magnetic circuit modeling approach is employed to analyze the variations in coupling coefficient and inductance in terms of air gaps under the operations of the respective power core. Simulation and experimental studies are performed with a fabricated prototype integrated core and their results are discussed.

• Journal of the Korea Society of Computer and Information
• /
• v.7 no.4
• /
• pp.89-93
• /
• 2002

This paper describes an ALU core which is suitable for 32-bit DSP This ALU operates in 32-bit data and occupies the third stage, execution, among 5 stage pipeline structure. The supplied functions of the ALU are arithmetic operations, logical operations, shifting, and so on. For the implementation of this ALU core, each functional block is described by HDL. And the functional verification of the ALU core is performed through HDL simulation. This ALU is designed to use the 32-bit DSP.

• JSTS:Journal of Semiconductor Technology and Science
• /
• v.3 no.4
• /
• pp.194-198
• /
• 2003

A 16-bit adiabatic low-power Micro-processor core is designed. The processor consists of control block, multi-port register file and ALU. A simplified four-phase clock generator is designed to provide supply clocks for adiabatic processor. All the clock line charge on the capacitive interconnections is recovered to recycle the energy. Adiabatic circuits are designed based on ECRL(efficient charge recovery logic) and $0.35\mu\textrm$ CMOS technology is used. Simulation results show that the power consumption of the adiabatic Microprocessor core is reduced by a factor of 2.9~3.1 compared to that of conventional CMOS Microprocessor

• JSTS:Journal of Semiconductor Technology and Science
• /
• v.16 no.6
• /
• pp.736-744
• /
• 2016

Network on chip (NoC) is an emerging technology in the field of multi core interconnection architecture. The routers plays an essential components of Network on chip and responsible for packet delivery by selecting shortest path between source and destination. State-of-the-art NoC designs used routing table to find the shortest path and supports four ports for packet transfer, which consume high power consumption and degrades the system performance. In this paper, the multi port multi core router architecture is proposed to reduce the power consumption and increasing the throughput of the system. The shared buffer is employed between the multi ports of the router architecture. The performance of the proposed router is analyzed in terms of power and current consumption with conventional methods. The proposed system uses Modelsim software for simulation purposes and Xilinx Project Navigator for synthesis purposes. The proposed architecture consumes 31 mW on CPLD XC2C64A processor.

• Proceedings of the Korea Institute of Applied Superconductivity and Cryogenics Conference
• /
• 2000.02a
• /
• pp.154-157
• /
• 2000

Superconducting tape easily can applied to distribution of electricity. It designs basic model of Saturable Reactor type Fault Current Limiter which used superconducting tape, and observes a specific character by means of simulation. Saturable Reactor type Fault Current Limiter is not influenced by saturation of Magnet core appeared in Induction Fault Current Limiter, because it exploit saturation of Iron core. But, it is possible that superconducting tape quenched when AC current flow to superconducting tape which biased DC voltage.

• Proceedings of the KIEE Conference
• /
• 1995.11a
• /
• pp.21-23
• /
• 1995

The analysis of the thin lamination model of the wound core type transformer by FEM requires many region division and much calculationg time, and it has difficulty in calculation by modem computer. A new method which is simulated by a solid but anisotropic block with the magnetic permeabilities in the orthogonal dimension, is selected to account for the presence of the lamination.[1] Based on this equivalent anisotropic block model, we analyze the iron loss of the wound core type transformer by FEM, and compare the simulation results with the experimental results.

• Proceedings of the KIEE Conference
• /
• 2008.07a
• /
• pp.918-919
• /
• 2008

This paper deals with the DC-DC converter with high efficiency using the minimum reactor. In this paper, the proposed convert uses the air core reactor for ZCS(zero currunt switching) which can minimize the core losses and removes the over switching losses by soft switching. The proposed converter is verified by the modes analysis and computer simulation to prove the theoretical background and adequacy.

• Proceedings of the Korean Radioactive Waste Society Conference
• /
• 2005.06a
• /
• pp.255-263
• /
• 2005

Migration experiments of THO and 237Np have performed through a sampled granite core in Chemlab2 probe at the Aspo hard Rock laboratory. The elution curves of THO were analysed to determine hydraulic properties such as the extent of dispersion effect according to flow rates. The retardation phenomena of the solutes were observed and described with elution curves and migration plumes. After migration test, the rock core was opened, and the remaining radioactivities on the rock fracture surfaces were measured. The transport process was simulated with a two-dimensional channel model. The mass transport process was described with three types of basic processes ; advection, sorption and matrix diffusion. By the combination of these processes, effects of each process on transport were described in terms of elution curves and migration plumes. By comparing the simulation results to the experimental one, it was possible to analyse the retardation effect quantitatively.

• Journal of Sensor Science and Technology
• /
• v.24 no.3
• /
• pp.194-201
• /
• 2015

The current sensor is used in industrial devices and power utilities. Core materials of these current sensors are divided into mainly two groups as silicon steel and fermalloy. Silicon steel has a wide saturation bandwidth but low sensitivity during low-current, whereas permalloy has a short saturation bandwidth but high sensitivity during low-current. In this paper, laminated silicon steel and permalloy by equal ratio is proposed to improve the linearity and saturation of current sensor. It is proved that the proposed core material has larger bandwidth than fermalloy as well as higher sensitivity than silicon steel. When comparing simulation results by FLUX 3D, the proposed method has also better performance than the previous core materials.