• Title/Summary/Keyword: Code size

Search Result 1,085, Processing Time 0.027 seconds

Fast PN Code Acquisition with Novel Adaptive Architecture in DS-SS Systems (직접대역확산방식에서 새로운 적응형 구조를 이용한 PN 코드의 빠른 포착)

  • 오해석;임채현;한동석
    • Proceedings of the IEEK Conference
    • /
    • 2000.06a
    • /
    • pp.252-255
    • /
    • 2000
  • In this paper, a fast pseudo-noise (PN) code acquisition with novel adaptive architecture is presented in direct-sequence spread- spectrum (DS-SS) systems. Since an existing acquisition system has a fixed correlation tap size and threshold value, this system cannot adapt to various mobile communication environments and results in a low detection probability or a high false alarm rate and long acquisition time. Therefore, if a correlation tap size and a threshold value can be controlled adaptively according to received signals, problems of ail existing system will be solved. The system parameter varies adaptively by using constant false alarm rate (CFAR) algorithm well known in a field of detection and proposed signal-to-noise ratio (SNR) measurement system. By deriving formulas of the proposed system, the performance is analyzed.

  • PDF

A Scheme for Estimating Number of Tags in FSA-based RFID Systems

  • Lim, In-Taek
    • Journal of information and communication convergence engineering
    • /
    • v.7 no.2
    • /
    • pp.164-169
    • /
    • 2009
  • An RFID system consists of radio frequency tags attached to objects that need to be identified and one or more electromagnetic readers. Unlike the traditional bar code system, the great benefit of RFID technology is that it allows information to be read without requiring contact between the tag and the reader. For this contact-less feature, RFID technology in the near future will become an attractive alternative to bar code in many application fields. In almost all the 13.56MHz RFID systems, FSA (Framed Slot ALOHA) algorithm is used for identifying multiple tags in the reader's identification range. In FSA algorithm, the tag identification time and system efficiency depend mainly on the number of tags and frame size. In this paper, we propose a tag number estimation scheme and a dynamic frame size allocation scheme based on the estimated number of tags.

Performance Improvement of Turbo Code in low SNR and short frame sizes (낮은 SNR과 짧은 프레임에서 터보코드 성능 개선)

  • 정상연;이용식;심우성;허도근
    • Proceedings of the IEEK Conference
    • /
    • 1999.06a
    • /
    • pp.61-64
    • /
    • 1999
  • The turbo code appropriate to IMT-2000 is known to have a good performance whenever the size of frame increases. But it is not appropriate to a sort of video service to need real time because of decoding complexity and long delay time by the size of frame. Therefore this paper proposes decoding decision algorithm of short frame in which soft output is weighted according to iteration number in turbo decoder. Performance of the proposed algorithm is analysed in the AWGN channel when short length of frame is 100, 256, 640. As the result. it is appeared that the proposed decoding decision algorithm has improved in BER other than in the existing MAP decoding algorithm.

  • PDF

Resuable Design of 32-Bit RISC Processor for System On-A Chip (SOC 설계를 위한 저전력 32-비트 RISC 프로세서의 재사용 가능한 설계)

  • 이세환;곽승호;양훈모;이문기
    • Proceedings of the IEEK Conference
    • /
    • 2001.06b
    • /
    • pp.105-108
    • /
    • 2001
  • 4 32-bit RISC core is designed for embedded application and DSP. This processor offers low power consumption by fully static operation and compact code size by efficient instruction set. Processor performance is improved by wing conditional instruction execution, block data transfer instruction, multiplication instruction, bunked register file structure. To support compact code size of embedded application, It is capable cf executing both 16-bit instructions and 32-bit instruction through mixed mode instruction conversion Furthermore, for fast MAC operation for DSP applications, the processor has a dedicated hardware multiplier, which can complete a 32-bit by 32-bit integer multiplication within seven clock cycles. These result in high instruction throughput and real-time interrupt response. This chip is implemented with 0.35${\mu}{\textrm}{m}$, 4- metal CMOS technology and consists of about 50K gate equivalents.

  • PDF

ACI 349 Code Change to Use the Gr.80 Headed Deformed Bars in Nuclear Power Plant Structures (Gr.80 확대머리철근의 원전구조물 적용을 위한 ACI 349 코드개정에 관한 연구)

  • Lee, Byung Soo
    • Proceedings of the Korean Institute of Building Construction Conference
    • /
    • 2017.05a
    • /
    • pp.200-201
    • /
    • 2017
  • Generally, a lot of reinforcements are used in nuclear power plant concrete structures, and it may cause several potential problems when concrete is poured. Because of the congestion caused by hooked bars, embedded materials, and other reinforcements, it is too difficult to pour concrete into structural member joint area. The purpose of this study is to change ACI 349 Code for using the large-size(57mm) and high-strength(Gr.80) headed deformed bars instead of standard hooked bars in nuclear power plant concrete structures in order to solve the congestion problems.

  • PDF

Prediction of Microstructure during Hot-working of AZ31 Mg Alloy (AZ31 Mg 합금의 고온 성형 시 미세조직 예측)

  • Lee, Byoung-Ho;Lee, Chong-Soo
    • Transactions of Materials Processing
    • /
    • v.17 no.2
    • /
    • pp.117-123
    • /
    • 2008
  • In this study, optimum processing condition of rolled AZ31 Mg alloy was investigated by utilizing processing map and constitutive equation considering microstructure evolution(dynamic recrystallization) occurring during hot-working. A series of mechanical tests were conducted at various temperatures and strain rates to construct a processing map and to formulate the recrystallization kinetics in terms of grain size. Dynamic recrystallization(DRX) was observed to occur at a domain of $250^{\circ}C$ and 1/s(maximum dissipation-efficiency region). The effect of DRX kinetics on microstructure evolution was implemented in a commercial FEM code followed by remapping of the state variables. The volume fraction and grain size of deformed part were predicted using a modified FEM code and were compared with those of actual hot forged part. A good agreement was observed between the experimented results and predicted ones.

Optimum Radial Build of a Low Aspect Ratio Tokamak Reactor

  • Hong, B.G.;Hwang, Y.S.;Kang, J.S.
    • Proceedings of the Korean Vacuum Society Conference
    • /
    • 2011.02a
    • /
    • pp.397-397
    • /
    • 2011
  • In a low aspect ratio (LAR) tokamak reactor with a superconducting toroidal field (TF) coil, the radial build of TF coil and the shield play a key role in determining the size of a reactor. For self-consistent determination of the reactor components and physics parameters, a system analysis code is coupled with one-dimensional radiation transport code. Conceptual design study of a compact superconducting LAR tokamak reactor with aspect ratio less than 2.5 was conducted and the optimum radial build was identified. It is shown that the use of an improved shielding material and high temperature superconducting magnets with high critical current density opens up the possibility of a fusion power plant with compact size and small re-circulating power simultaneously at low aspect ratio, and that by using an inboard neutron reflector instead of breeding blanket, tritium self-sufficiency is possible with outboard blanket only and thus compact sized reactor is viable.

  • PDF

The Properties of Devices Surface by Fractal Dimension (프랙탈 차원에 의한 소자 표면의 특성)

  • Hong, Kyung-Jin;Min, Yong-Ki;Cho, Jae-Cheol
    • Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
    • /
    • 2006.05a
    • /
    • pp.149-151
    • /
    • 2006
  • The surface properties of electrical devices studied by fractal phenomenon were investigated. The SEM photographs of devices surface were changed by binary code and it were analyzed by fractal dimension. The void of devices surface was found by fractal program. The relation between grain density and electrical properties are able to expect to fractal dimension. The grain size in varistors surface was decreased by increasing of oxide antimony addition. The fractal dimension and electrical properties of devices surface was related to between grain boundary and grain density. The grain size was decreased by increasing of fractal dimensions.

  • PDF

Prediction of Microstructure evolutions during hot-working of AZ31 Mg alloy using Processing map (Processing map을 이용한 AZ31 Mg합금의 미세조직예측)

  • Lee, Byoung-Ho;Lee, Chong-Soo
    • Proceedings of the Korean Society for Technology of Plasticity Conference
    • /
    • 2007.10a
    • /
    • pp.31-34
    • /
    • 2007
  • In this study, optimum processing condition of AZ31 Mg alloy was investigated utilizing processing map and constitutive equation considering microstructure evolution (dynamic recrystallization) during hot-working. A series of mechanical tests were conducted at various temperatures and strain rates to construct a processing map and to formulate the recrystallization kinetics and grain size relation. Dynamic recrystallization (DRX) was observed to occur revealing maximum intensity at a domain of $250^{\circ}C$ and 1/s. The effect of DRX kinetics on microstructure evolution was implemented in a commercial FEM code followed by remapping of the state variables. The volume fraction and grain size of deformed part were predicted using a modified FEM code and compared with those of actual hot forged one. A good agreement was observed between the experimental results and predicted ones.

  • PDF

Transmission Time of WAP Packet with Turbo Coding in Wireless CDMA Network (무선 CDMA 망에서 터보 코드를 이용한 WAP 패킷의 성능 분석)

  • 문일영;노재성;조성준
    • Proceedings of the IEEK Conference
    • /
    • 2002.06a
    • /
    • pp.327-330
    • /
    • 2002
  • In this paper, we have analyzed transmission time for WAP over CDMA using turbo code scheme. In order for SAR to improve the transfer capability, the transmission of messages have been simulated using a fragmentation that begins with the total package and incremental fragmentation for each layer using the WTP to define tile resultant packet size and the level of fragmentation for each proceeding layer. This turbo code scheme decreases transmission lime of RLP baseband packets. From the results, we arc able to obtain packet transmission time and optimal WTP packet size for WAP over CDMA in a Rician fading channel.

  • PDF