• Title/Summary/Keyword: Chip size

Search Result 1,070, Processing Time 0.032 seconds

Design of Charging and Discharging Switch Structure for Rechargeable Battery Protection IC (2차 전지 보호회로를 위한 충.방전 스위치 구조의 설계)

  • 김상민;조상준;채정석;김상호;박영진;손영철;김동명;김대정
    • Proceedings of the IEEK Conference
    • /
    • 2001.06b
    • /
    • pp.85-88
    • /
    • 2001
  • This paper suggests an improved switch architecture for the rechargeable battery protection IC. In the existing protection IC, charging and discharging switches composed of the CMOS transistor and the diode are external components. It is difficult to integrate the switches in a CMOS process due to the large chip-size overhead and inevitable parasitic effects. In this paper, we propose a new switch architecture of the MOSFET's 'diode connection' method. The performance and chip-size overhead are proved to be adequate for the fully integrated protection IC.

  • PDF

Resuable Design of 32-Bit RISC Processor for System On-A Chip (SOC 설계를 위한 저전력 32-비트 RISC 프로세서의 재사용 가능한 설계)

  • 이세환;곽승호;양훈모;이문기
    • Proceedings of the IEEK Conference
    • /
    • 2001.06b
    • /
    • pp.105-108
    • /
    • 2001
  • 4 32-bit RISC core is designed for embedded application and DSP. This processor offers low power consumption by fully static operation and compact code size by efficient instruction set. Processor performance is improved by wing conditional instruction execution, block data transfer instruction, multiplication instruction, bunked register file structure. To support compact code size of embedded application, It is capable cf executing both 16-bit instructions and 32-bit instruction through mixed mode instruction conversion Furthermore, for fast MAC operation for DSP applications, the processor has a dedicated hardware multiplier, which can complete a 32-bit by 32-bit integer multiplication within seven clock cycles. These result in high instruction throughput and real-time interrupt response. This chip is implemented with 0.35${\mu}{\textrm}{m}$, 4- metal CMOS technology and consists of about 50K gate equivalents.

  • PDF

A Study on the Bburr Formation Mechanism in Clay Machining (Clay가공에 있어서 Burr 생성기구에 관한 연구)

  • Yang, Gyun-Ui;Go, Seong-Rim
    • Journal of the Korean Society for Precision Engineering
    • /
    • v.7 no.4
    • /
    • pp.73-84
    • /
    • 1990
  • A burr has been defined as an undesirable projection of material formed as the result of plastic flow from a cutting or shearing operation. It is Unavoidable in all kinds of machining operation. This paper describe the burr formation mechanism which is based on the behavior of workpiece material during orthogonal machining of the clay on the milling machine. Specially in this report the rollover burr is dealt as a specific case of the chip formation in the final stage of cutting. The negative shear angle is introduced as an important features of burr formation. It is found that the burr formation process is divided into three stage-initiation, development of negative shearing, and formation of the burr with appropriate assumptions. Using above the burr formation mechanism, the size of burr can be estimated by cutting conditions.

  • PDF

The Design of Small size and High Chip Type Ceramic Dielectric Antenna for Bluetooth Application (소형 고이득 Bluetooth용 칩형 유전체 안테나 설계)

  • 문정익;박성욱;이덕재;왕영성;이충국
    • Proceedings of the Korea Electromagnetic Engineering Society Conference
    • /
    • 2001.11a
    • /
    • pp.77-81
    • /
    • 2001
  • This paper proposed a novel chip type ceramic dielectric antenna by using the advanced meander line technique that the radiational metals are formed on the face of ceramic dielectric(8 ${\times}$ 4 ${\times}$ 1.5 mm, alumina) and both facses of substrate(1.0 mm thickness, FR-4). The performance of the antenna model has a good agreements between measurements and computed results. Resultly, it has a 10 dB return-loss bandwidth(2.4~2.4835 GHz) and 1.7 dBi measured radiation gain for Bluetooth application. The proposed antenna model can overcome the problems of the radiation gain from the small antenna's size.

  • PDF

Design of 7 Bands LTCC Front-end Module Embedded LPF (LPF 내장형 7중 대역 LTCC 프런트엔드모듈 설계)

  • Kim, Hyung-Eun;Suh, Young-Kwang;Kim, In-Bae;Mun, Je-Do;Lee, Moon-Que
    • The Transactions of The Korean Institute of Electrical Engineers
    • /
    • v.61 no.3
    • /
    • pp.427-432
    • /
    • 2012
  • In this paper, we have designed and fabricated 7-bands (GSM 850/900, DCS/PCS, and UMTS 3 bands) LTCC front end module (FEM) embedded LPF (low pass filter) to efficiently eliminate harmonics generated in TX path. The proposed FEM is composed of flip-chip typed CMOS SP9T switch to select transceiver signals, dual type SAW filters to receive Rx signals, and 0603 size chip components for the antenna matching and ESD protection. The whole size of FEM is $4.5{\times}3.2{\times}1.2mm^3$. The insertion loss of Tx and Rx ports are measured at 1.7 dB and 4.8 dB, respectively.

A Study on Standard of Performance Evaluation for Paper Shredder (문서세단기 성능평가방법의 표준화에 관한 연구)

  • 이동규;유송민;이위로;노대호;김민호
    • Proceedings of the Korean Society of Machine Tool Engineers Conference
    • /
    • 2004.10a
    • /
    • pp.122-127
    • /
    • 2004
  • The purpose of this study is to introduce the standard of the durability and evaluation method for paper shredder. The major evaluation criteria include shredding capability, shredding blade (or cutter) hardness and edge roughness, and durability. Due to the difficulties in assessing the durability directly, performance deterioration of the shredder was assessed by measuring the torque variation along with the variation in shredded chip size and load, thereby proposing the indirect method of assessing the paper shredder durability.

  • PDF

On the design of 64bit CLSA adder using the optimized algorithm (최적 알고리즘을 이용한 64비트 CLSA 가산기 설계)

  • 이영훈;김상수
    • Journal of the Korea Society of Computer and Information
    • /
    • v.4 no.3
    • /
    • pp.47-52
    • /
    • 1999
  • The efficiency of an adder which plays an important role in micro-process and DSP greatly depends on the kinds of carry generation method. So in this paper. I used both CLA excellent in the speed and CSA best in the chip-size. The 64bit adder is designed with high speed which is two optimum combination. Therefore this paper suggested the way of CLSA improving both speed and chip-size. and proved the excellence of the designed circuit.

Effect of Re-oxidation on the Electrical Properties of Mutilayered PTC Thermistors (적층 PTC 써미스터의 전기적 특성에 대한 재산화의 영향)

  • Chun, Myoung-Pyo
    • Journal of the Korean Institute of Electrical and Electronic Material Engineers
    • /
    • v.26 no.2
    • /
    • pp.98-103
    • /
    • 2013
  • The alumina substrates that Ni electrode was printed on and the multi-layered PTCR thermistors of which composition is $(Ba_{0.998}Ce_{0.002})TiO_3+0.001MnCO_3+0.05BN$ were fabricated by a thick film process, and the effect of re-oxidation temperature on their resistivities and resistance jumps were investigated, respectively. Ni electroded alumina substrate and the multi-layered PTC thermistor were sintered at $1150^{\circ}C$ for 2 h under $PO_2=10^{-6}$ Pa and then re-oxidized at $600{\sim}850^{\circ}C$ for 20 min. With increasing the re-oxidation temperature, the room temperature resistivity increased and the resistance jump ($LogR_{290}/R_{25}$) decreased, which seems to be related to the oxidation of Ni electrode. The small sized chip PTC thermistor such as 2012 and 3216 exhibits a nonlinear and rectifying behavior in I-V curve but the large sized chip PTC thermistor such as 4532 and 6532 shows a linear and ohmic behavior. Also, the small sized chip PTC thermistor such as 2012 and 3216 is more dependent on the re-oxidation temperature and easy to be oxidized in comparison with the large sized chip PTC thermistor such as 4532 and 6532. So, the re-oxidation conditions of chip PTC thermistor may be determined by considering the chip size.

Clinicopathologic and Prognostic Significance of Carboxyl Terminus of Hsp70-interacting Protein in HBV-related Hepatocellular Carcinoma

  • Jin, Ye;Zhou, Li;Liang, Zhi-Yong;Jin, Ke-Min;Zhou, Wei-Xun;Xing, Bao-Cai
    • Asian Pacific Journal of Cancer Prevention
    • /
    • v.16 no.9
    • /
    • pp.3709-3713
    • /
    • 2015
  • Background: Many factors, including molecular ones, were demonstrated to be associated with long-term prognosis of hepatocellular carcinoma (HCC). Thus far, the expression and clinicopathologic and prognostic significance of the carboxyl terminus of Hsp70-interacting protein (CHIP) in B-type hepatitis virus (HBV)-related HCC remain unknown. Materials and Methods: CHIP expression was detected by immunohistochemical staining of surgical samples from 79 patients with HCC with HBsAg positivity. In addition, correlations with clinicopathologic parameters and patient survival were evaluated. Results: It was found that positive CHIP staining was observed in tumor, but not non-tumor, tissues. High expression of CHIP was significantly related to larger tumor size, with marginally significant associations noted for presence of portal vein invasion and higher serum a-fetoprotein level. In addition, univariate analysis showed that high CHIP expression was a powerful predictor for dismal overall and disease-free survival. However, independent prognostic implications of CHIP were not proven in multivariate Cox regression test. Conclusions: CHIP is overexpressed in HBV-related HCC and is associated with unfavorable biological behavior as well as poor prognosis. However, its prognostic role needs to be further validated.

Analysis of Lateral Inhibitive-Function and Verification of Local Light Adaptive-Mechanism in a CMOS Vision Chip for Edge Detection (윤곽검출용 CMOS 시각칩의 수평억제 기능 해석 및 국소 광적응 메커니즘에 대한 검증)

  • Kim, Jung-Hwan;Park, Dae-Sik;Park, Jong-Ho;Kim, Kyoung-Moon;Kong, Jae-Sung;Shin, Jang-Kyoo;Lee, Min-Ho
    • Journal of Sensor Science and Technology
    • /
    • v.12 no.2
    • /
    • pp.57-65
    • /
    • 2003
  • When a vision chip for edge detection using CMOS process is designed, there is a necessity to implement local light adaptive-function for detecting distinctive features of an image at a wide range of light intensities. Local light adaptation is to achive the almost same output level by changing the size of receptive-fields of the local horizontal cell layers according to input light intensities, based on the lateral inhibitive-function of the horizontal cell. Thus, the almost same output level can be obtained whether input light intensities are much or less larger than background. In this paper, the horizontal cells using a resistive network which consists of p-MOSFETs were modeled and analyzed, and the local light adaptive-mechanism of the designed vision chip using the resistive network was verified.