• Title/Summary/Keyword: Chemical-Mechanical Polishing

Search Result 499, Processing Time 0.026 seconds

Effect of Surface Treatments of Polycrystalline 3C-SiC Thin Films on Ohmic Contact for Extreme Environment MEMS Applications (극한 환경 MEMS용 옴익 접촉을 위한 다결정 3C-SiC 박막의 표면 처리 효과)

  • Chung, Gwiy-Sang;Ohn, Chang-Min
    • Journal of the Korean Institute of Electrical and Electronic Material Engineers
    • /
    • v.20 no.3
    • /
    • pp.234-239
    • /
    • 2007
  • This paper describes the TiW ohmic contact characteristics under the surface treatment of the polycrystalline 3C-SiC thin film grown on $SiO_2/Si(100)$ wafers by APCVD. The poly 3C-SiC surface was polished by using CMP(chemical mechanical polishing) process and then oxidized by wet-oxidation process, and finally removed SiC oxide layers. A TiW thin film as a metalization process was deposited on the surface treated poly 3C-SiC layer and was annealed through a RTA(rapid thermal annealing) process. TiW/poly 3C-SiC was investigated to get mechanical, physical, and electrical characteristics using SEM, XRD, XPS, AFM, optical microscope, I-V characteristic, and four-point probe, respectively. Contact resistivity of the surface treated 3C-SiC was measured as the lowest $1.2{\times}10^{-5}{\Omega}cm^2$ at $900^{\circ}C$ for 45 sec. Therefore, the surface treatments of poly 3C-SiC are necessary to get better contact resistance for extreme environment MEMS applications.

Study of Via-Typed Air-Gap for Logic Devices Applications below 45 nm Node

  • Kim, Sang-Yong;Kim, Il-Soo;Jeong, Woo-Yang
    • Transactions on Electrical and Electronic Materials
    • /
    • v.12 no.4
    • /
    • pp.131-134
    • /
    • 2011
  • Back-end-of-line using ultra low-k (ULK; k < 2.5) has been required to reduce resistive capacitance beyond 45 nmtechnologies, because micro-processing units need higher speed and density. There are two strategies to manufacture ULK inter-layer dielectric (ILD) materials using an air-gap (k = 1). The former ULK and calcinations of ILD degrade the mechanical strength and induce a high cost due to the complication of following process, such as chemical mechanical polishing and deposition of the barrier metal. In contrast, the air-gap based low-k ILD with a relatively higher density has been researched on the trench-type with activity, but it has limited application to high density devices due to its high air-gap into the next metal layer. The height of air-gap into the next metal layer was reduced by changing to the via-typed air-gap, up to about 50% compared to that of the trench-typed air-gap. The controllable ULK was easily fabricated using the via-typed air-gap. It is thought that the via-type air-gap made the better design margin like via-patterning in the area with the dense and narrow lines.

Study on chemical mechanical polishing characteristics of CdTe thin film absorption-layer for heterojunction thin film solar cell (이종접합 박막태양전지 흡광층 CdTe 박막의 화학적기계적연마 특성 연구)

  • Park, Ju-Sun;Lim, Chae-Hyun;Ryu, Seung-Han;Kim, Nam-Hoon;Lee, Woo-Sun
    • Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
    • /
    • 2009.04b
    • /
    • pp.49-49
    • /
    • 2009
  • 최근 범세계적인 그린에너지 정책에 관련해 화석연료를 대체할 수 있는 수소, 풍력, 태양광 등의 대체 에너지에 대한 관심이 고조되고 있다. 이러한 여러 대체에너지 중에서도 태양광을 전기에너지로 변환하는 태양전지에 관한 연구가 집중되고 있다. 태양전지는 구조적으로 단순하고 제조 공정도 비교적 간단하지만, 보다 널리 보급되기 위해서는 경제성 향상이라는 문제점을 해결해야 한다. 이를 위해서는 기존의 실리콘 태양전지를 대체할 수 있는 신물질에 대한 연구가 필요하며, 그 중에서도 반도체 기술을 이용한 박막형 태양전지는 기존의 실리콘 태양 전지가 가지고 있는 고비용이라는 문제점을 극복할 수 있을 것으로 기대를 모으고 있다. 박막형 태양전지의 박막 재료로는 CIGS, CdTe 등이 연구되어지고 있지만, 아직까지는 기존의 실리콘 태양전지에 비해 에너지변환효율이 낮은 이유로 인해 실용화가 많이 이루어지지 못하고 있는 것이 사실이다. 이러한 박막형 태양전지의 재료들 중에서도 CdTe는 이종접합 박막형 태양전지에 흡광층으로 사용되는 것으로 상온에서 1.45eV 정도의 밴드갭(band gap) 에너지를 갖는 II-VI족 화합물반도체로써 태양광 스펙트럼과 잘 맞는 이상적인 밴드랩 에너지와 높은 광흡수도 때문에 박막형 태양전지로 가장 주목을 받고 있다. CdTe 박막의 제조 방법으로는 진공증착법(vacuum evaporation), 전착법(electrodeposition), 스퍼터링법(sputtering) 등이 있지만 본 연구에서는 스퍼터링법을 이용하여 박막을 증착하였다. 이상과 같이 증착된 CdTe 박막을 화학적기계적연마(CMP, chemical mechanical polishing) 공정을 적용시킴으로써, 태양전지의 에너지변환효율에 직접적인 영향을 끼칠 수 있는 CdTe 박막의 물리적, 전기적 특성들의 변화를 연구하기 위한 선행 연구를 진행하였다. 특히 본 연구에서는 CdTe 박막의 화학적 기계적 연마 특성을 분석하여 정규화를 통한 모델링을 수행하였다. 또한 화학적기계적연마 공정 전과 후의 표면 특성을 관찰하기 위해 SEM(scanning electron microscopy)과 AFM(atomic forced microscope)를 이용하였으며, 구조적 특성 관찰을 XRD(X-ray diffraction)를 사용하여 실험을 수행하였다.

  • PDF

Application of Solvent Extraction to the Treatment of Industrial Wastes

  • Shibata, Junji;Yamamoto, Hideki
    • Proceedings of the IEEK Conference
    • /
    • 2001.10a
    • /
    • pp.259-263
    • /
    • 2001
  • There are several steps such as slicing, lapping, chemical etching and mechanical polishing in the silicon wafer production process. The chemical etching step is necessary to remove damaged layer caused In the slicing and lapping steps. The typical etching liquor is the acid mixture comprising nitric acid, acetic acid and hydrofluoric acid. At present, the waste acid is treated by a neutralization method with a high alkali cost and balky solid residue. A solvent extraction method is applicable to separate and recover each acid. Acetic acid is first separated from the waste liquor using 2-ethlyhexyl alcohols as an extractant. Then, nitric acid is recovered using TBP(Tri-butyl phosphate) as an extractant. Finally hydrofluoric acid is separated with the TBP solvent extraction. The expected recovered acids in this process are 2㏖/l acetic acid, 6㏖/1 nitric acid and 6㏖/l hydrofluoric acid. The yields of this process are almost 100% for acetic acid and nitric acid. On the other hand, it is important to recover and reuse the metal values contained in various industrial wastes in a viewpoint of environmental preservation. Most of industrial products are made through the processes to separate impurities in raw materials, solid and liquid wastes being necessarily discharged as industrial wastes. Chemical methods such as solvent extraction, ion exchange and membrane, and physical methods such as heavy media separation, magnetic separation and electrostatic separation are considered as the methods for separation and recovery of the metal values from the wastes. Some examples of the application of solvent extraction to the treatment of wastes such as Ni-Co alloy scrap, Sm-Co alloy scrap, fly ash and flue dust, and liquid wastes such as plating solution, the rinse solution, etching solution and pickling solution are introduced.

  • PDF

A Study of Micro-defect on chemical Mechanical Polishing(CMP) Process in VLST Circuit (고집적화 반도체 소자의 CMP 공정에서 Micro-Defect 관한 연굴)

  • Kim, Sang-Yong;Lee, Kyeng-Tae;Seo, Yong-Jin;Lee, Woo-Sun;Chung, Hun-Sang;Kim, Chang-Il;Chang, Eui-Goo
    • Proceedings of the KIEE Conference
    • /
    • 1999.07d
    • /
    • pp.1891-1894
    • /
    • 1999
  • We can classify the scratches after CMP process into micro-scratch and macro-scratches according to the scratch size, scratch intensity and defect map, etc. The micro-scratches on wafer after CMP process are discussed in this paper. From many causes, major factor that influences the formation of micro-scratch is known as particle size distribution of slurry.(1) It is indefinite what size or type of particle can cause micro-scratch on wafer surface, but there is possibility caused by large particle over 1um. The best way for controlling these large particle to inflow is to use the slurry filter on POU(Point of user). But the slurry filter(especially, depth-type filter) has sometimes the problem which makes more sever micro-scratches on wafer surface after CMP. We studied that depth-type slurry filter has what kind of week-points and the number of scratch could be reduced by lowering slurry flow rate and by using high spray bar which sprays DIW on polishing pad with high pressure.

  • PDF

Ti/Cu CMP process for wafer level 3D integration (웨이퍼 레벨 3D Integration을 위한 Ti/Cu CMP 공정 연구)

  • Kim, Eunsol;Lee, Minjae;Kim, Sungdong;Kim, Sarah Eunkyung
    • Journal of the Microelectronics and Packaging Society
    • /
    • v.19 no.3
    • /
    • pp.37-41
    • /
    • 2012
  • The wafer level stacking with Cu-to-Cu bonding becomes an important technology for high density DRAM stacking, high performance logic stacking, or heterogeneous chip stacking. Cu CMP becomes one of key processes to be developed for optimized Cu bonding process. For the ultra low-k dielectrics used in the advanced logic applications, Ti barrier has been preferred due to its good compatibility with porous ultra low-K dielectrics. But since Ti is electrochemically reactive to Cu CMP slurries, it leads to a new challenge to Cu CMP. In this study Ti barrier/Cu interconnection structure has been investigated for the wafer level 3D integration. Cu CMP wafers have been fabricated by a damascene process and two types of slurry were compared. The slurry selectivity to $SiO_2$ and Ti and removal rate were measured. The effect of metal line width and metal density were evaluated.

Development of Cu CMP process for Cu-to-Cu wafer stacking (Cu-to-Cu 웨이퍼 적층을 위한 Cu CMP 특성 분석)

  • Song, Inhyeop;Lee, Minjae;Kim, Sungdong;Kim, Sarah Eunkyung
    • Journal of the Microelectronics and Packaging Society
    • /
    • v.20 no.4
    • /
    • pp.81-85
    • /
    • 2013
  • Wafer stacking technology becomes more important for the next generation IC technology. It requires new process development such as TSV, wafer bonding, and wafer thinning and also needs to resolve wafer warpage, power delivery, and thermo-mechanical reliability for high volume manufacturing. In this study, Cu CMP which is the key process for wafer bonding has been studied using Cu CMP and oxide CMP processes. Wafer samples were fabricated on 8" Si wafer using a damascene process. Cu dishing after Cu CMP and oxide CMP was $180{\AA}$ in average and the total height from wafer surface to bump surface was approximately $2000{\AA}$.

Size, Shape, and Crystal Structure of Silica Particles Generated as By-products in the Semiconductor Workplace (반도체 작업환경 내 부산물로 생성되는 실리카 입자의 크기, 형상 및 결정 구조)

  • Choi, Kwang-Min;Yeo, Jin-Hee;Jung, Myung-Koo;Kim, Kwan-Sick;Cho, Soo-Hun
    • Journal of Korean Society of Occupational and Environmental Hygiene
    • /
    • v.25 no.1
    • /
    • pp.36-44
    • /
    • 2015
  • Objectives: This study aimed to elucidate the physicochemical properties of silica powder and airborne particles as by-products generated from fabrication processes to reduce unknown risk factors in the semiconductor manufacturing work environment. Materials and Methods: Sampling was conducted at 200 mm and 300 mm semiconductor wafer fabrication facilities. Thirty-two powder and airborne by-product samples, diffusion(10), chemical vapor deposition(10), chemical mechanical polishing(5), clean(5), etch process(2), were collected from inner chamber parts from process and 1st scrubber equipment during maintenance and process operation. The chemical composition, size, shape, and crystal structure of silica by-product particles were determined by using scanning electron microscopy and transmission electron microscopy techniques equipped with energy dispersive spectroscopy, and x-ray diffractometry. Results: All powder and airborne particle samples were composed of oxygen(O) and silicon(Si), which means silica particle. The by-product particles were nearly spherical $SiO_2$ and the particle size ranged 25 nm to $50{\mu}m$, and most of the particles were usually agglomerated within a particle size range from approximately 25 nm to 500 nm. In addition, the crystal structure of the silica powder particles was found to be an amorphous silica. Conclusions: The silica by-product particles generated from the semiconductor manufacturing processes are amorphous $SiO_2$, which is considered a less toxic form. These results should provide useful information for alternative strategies to improve the work environment and workers' health.

Study of Inhibition Characteristics of Slurry Additives in Copper CMP using Force Spectroscopy

  • Lee, Hyo-Sang;Philipossian Ara;Babu Suryadevara V.;Patri Udaya B.;Hong, Young-Ki;Economikos Laertis;Goldstein Michael
    • Transactions on Electrical and Electronic Materials
    • /
    • v.8 no.1
    • /
    • pp.5-10
    • /
    • 2007
  • Using a reference slurry, ammonium dodecyl sulfate (ADS), an anionic and environmentally friendly surfactant, was investigated as an alternative to BTA for its inhibition and lubrication characteristics. Results demonstrated that the inhibition efficiency of ADS was superior to that of BTA. Coefficient of friction (COF) was the lowest when the slurry contained ADS. This suggested that adsorbed ADS on the surface provided lubricating action thereby reducing the wear between the contacting surfaces. Temperature results were consistent with the COF and removal rate data. ADS showed the lowest temperature rise again confirming the softening effect of the adsorbed surfactant layer and less energy dissipation due to friction. Spectral analysis of shear force showed that increasing the pad-wafer sliding velocity at constant wafer pressure shifted the high frequency spectral peaks to lower frequencies while increasing the variance of the frictional force. Addition of ADS reduced the fluctuating component of the shear force and the extent of the pre-existing stick-slip phenomena caused by the kinematics of the process and collision event between pad asperities with the wafer. By contrast, in the case of BTA, there were no such observed benefits but instead undesirable effects were seen at some polishing conditions. This work underscored the importance of real-time force spectroscopy in elucidating the adsorption, lubrication and inhibition of additives in slurries in CMP.

Application of Surfactant added DHF to Post Oxide CMP Cleaning Process (계면활성제가 첨가된 DHF의 Post-Oxide CMP 세정 공정에의 적용 연구)

  • Ryu, Chung;Kim, You-Hyuk
    • Journal of the Korean Chemical Society
    • /
    • v.47 no.6
    • /
    • pp.608-613
    • /
    • 2003
  • In order to remove particles on surface of post-oxide CMP wafer, new cleaning solution was prepared by mixing with DHF (Diluted HF), nonionic surfactant PAAE (Polyoxyethylene Alkyl Aryl Ether), DMSO (Dimethylsulfoxide) and D.I.W.. Silicone wafers were intentionally contaminated by silica, alumina and PSL (polystylene latex) which had different zeta potentials in cleaning solution. This cleaning solution under megasonic irradiation could remove particles and metals simultaneously at room temperature in contrast to traditional AMP (mixture of $NH_4OH,\;H_2O_2$ and D.I.W) without any side effects such as increasing of microroughness, metal line corrosion and deposition of organic contaminants. This suggests that this cleaning solution would be useful future application with copper CMP in brush cleaning process as well as traditional post CMP cleaning process.