• Title/Summary/Keyword: Checking Errors

Search Result 148, Processing Time 0.024 seconds

On a Design Verification of the Pipelined Digital System Using SMV (SMV를 이용한 Pipeline 시스템의 설계 검증)

  • 이승호;이현룡;장종건
    • Proceedings of the IEEK Conference
    • /
    • 2003.07b
    • /
    • pp.939-942
    • /
    • 2003
  • Design verification problem is emerging as an important issue to detect any design errors at the early stage of the design. Conventionally, design verifications have been done using a simulation technique. However, this technique has been proved not to cover all potential design errors. Therefore, formal technique is often used to verify digital circuits as an alternative. In this paper we adopted formal verification technique and verified some important properties derived from our pipelined digital systems, using SMV (Symbolic Model Verifier). Our example shows that model checking method (one of formal verification techniques) can be effectively performed in verifying the large digital systems.

  • PDF

A Study on Verification of Rail Signal Control Protocol specified in I/O FSM (I/O FSM으로 명세화된 철도 신호제어용 프로토콜 검정에 관한 연구)

  • Seo Mi-Seon;Hwang Jong-Gyu;Lee Jae-Ho;Kim Sung-Un
    • Proceedings of the KSR Conference
    • /
    • 2004.10a
    • /
    • pp.1241-1246
    • /
    • 2004
  • The verification confirms a correspondence between requirements and a specification before implementing. The problem in the formal method verifying a protocol specification using model checking is that the protocol behaviors must be always specified in L TS(Label Transition System). But if Region Automata is applied to the model checking, it is enable to verify whether properties are true on specification specified in I/O FSM(Input/Output Finite State Machine) as well as LTS. In this paper, we verify the correctness of rail signal control protocol type 1 specified in I/O FSM by using model checking method and region automata. This removes many errors and ambiguities of an informal method used in the past and saves down expenditures and times required in the protocol development. Therefore it is expected that there will be an increase in safety, reliability and efficiency in terms of the maintenance of the signaling system by using the proposed verification methods.

  • PDF

Examining teachers' noticing competency on students' problem-solving strategies: Focusing on errors in fraction addition and subtraction with uncommon denominators problems (학생의 문제해결전략에 대한 교사의 노티싱 역량 분석: 이분모 분수의 덧셈과 뺄셈에서 나타난 오류를 중심으로)

  • Son, Taekwon;Hwang, Sunghwan
    • The Mathematical Education
    • /
    • v.60 no.2
    • /
    • pp.229-247
    • /
    • 2021
  • Students' mathematical thinking is represented via various forms of outcomes, such as written response and verbal expression, and teachers could infer and respond to their mathematical thinking by using them. This study analyzed 39 elementary teachers' competency to notice students' problem-solving strategies containing mathematical errors in fraction addition and subtraction with uncommon denominators problems. Participants were provided three types of students' problem-solving strategies with regard to fraction addition and subtraction problems and asked to identify and interpret students' mathematical understanding and errors represented in their artifacts. Moreover, participants were asked to design additional questions and problems to correct students' mathematical errors. The findings revealed that first, teachers' noticing competency was the highest on identifying, followed by interpreting and responding. Second, responding could be categorized according to the teachers' intentions and the types of problem, and it tended to focus on certain types of responding. For example, in giving questions responding type, checking the hypothesized error took the largest proportion, followed by checking the student's prior knowledge. Moreover, in posing problems responding type, posing problems related to student's prior knowledge with simple computation took the largest proportion. Based on these findings, we suggested implications for the teacher noticing research on students' artifacts.

A study on the characteristics on the error of the flight crew (운항승무원 실수 특성에 관한 연구 : LOSA를 중심으로)

  • Choi, Jin-Kook;Kim, Chil-Young
    • Journal of the Korean Society for Aviation and Aeronautics
    • /
    • v.17 no.2
    • /
    • pp.62-67
    • /
    • 2009
  • LOSA is a flight safety program that analyses human errors in normal operations. Trained pilot observers monitor the normal flights at the observer seat. LOSA is a proactive non jeopardy data collection tool using threat and error management(TEM) as a framework. With the analysis of crew behaviors through LOSA with The LOSA collaborative(TLC), the airlines can identify the behaviors of the crew during normal operations. The major objective of LOSA is to measure how the crew manage threats, errors and undesired aircraft deviations in the cockpit on day to day operations. The airlines are able to set up effective TEM training with practical six generation Crew recourse management(CRM) with data of error from LOSA instead of theoretical CRM courses. The Airlines can use TEM as an integral part of a Safety Management System(SMS) and uses monitoring and cross-checking skills in the flight operations to manage threats and errors effectively when we know the errors we make in the cockpit on daily operation. The result of LOSA indicates that the error detection rate should be enhanced since around the half of the errors went undetected. The areas which should be focused for enhancing the error detection are monitor, cross-check, the management of workload, automation and taxiway/ runway to manage errors effectively.

  • PDF

A Study on the Safety Design Rule Checking System for Automatic Verification of Design Errors (설계오류 자동 검증을 위한 안전 설계 Rule Checking 체계에 관한 연구)

  • Dukhan Kim;Yuho Yang;Youngwoo Chon
    • Journal of the Society of Disaster Information
    • /
    • v.20 no.1
    • /
    • pp.60-68
    • /
    • 2024
  • Purpose: When designing plants and workplaces such as handling and using chemicals, a system that can automatically determine whether the design has been made in compliance with domestic safety management laws is established to shorten the review time and increase accuracy. Method: Safety design standards for chemical handling and use workplaces were investigated, and types and systems were derived that could automatically judge design errors by dividing the articles into semantic units. Result: An automatic design review method performed when designing a building was proposed, and a system that can review the safety design requirements required when designing a chemical handling business site through the development of a rule checker was proposed. After confirming whether the law is subject to application, the safety design rules are classified into semantic units through preprocessing. The classified results can be classified into four types, and the specifications, space, conditions, situations, and specific devices and facilities to reinforce safety were analyzed as representative types. It proposes a system that prepares a diagram for the safety design rule and allows it to be reviewed through the rule checker program.

Enhancement of Pattern Fidelity for Metal Layer in Attenuated PSM Lithography by OPC

  • Lee Hoong Joo;Lee Jun Ha
    • Proceedings of the IEEK Conference
    • /
    • 2004.08c
    • /
    • pp.784-786
    • /
    • 2004
  • Overlap errors and side-lobes can be simultaneously solved by the rule-based correction using scattering bars with the rules extracted from test patterns. Process parameters affecting the attPSM lithography simulation have been determined by the fitting method to the process data. Overlap errors have been solved applying the correction rules to the metal patterns overlapped with contact/via. Moreover, the optimal insertion rule of the scattering bars has made it possible to suppress the side-lobes and to get additional pattern fidelity at the same time.

  • PDF

PC-DRC : Design Rule Check for Integrated Circuit Using PC (PC-DRC : PC를 이용한 집적회로 layout 설계 규칙 검사)

  • Park, In-Cheol;Eo, Kil-Soo;Kyung, Chong-Min
    • Proceedings of the KIEE Conference
    • /
    • 1987.07b
    • /
    • pp.1547-1550
    • /
    • 1987
  • This paper describes a new design rule checking system, PC-DRC, for CIF mask layout, which was written in C language on IBM PC/AT under DOS 3.0 environment. H/W devices and S/W utilities for PC-DRC is identical to that for PC-LADY[6], which makes PC-DRC an ideal post-processing routine for CIF file generated by PC-LADY. Various spurious errors were eliminated by ORing the input ClF data for each layer and the design rule errors were checked by edge based method on rectilinear polygon form. The detected errors are stored in CIF and displayed on CRT simultaneously.

  • PDF

File Signature's Automatic Calculation Algorithm Proposal for Digital Forensic

  • Jang, Eun-Jin;Shin, Seung-Jung
    • International Journal of Internet, Broadcasting and Communication
    • /
    • v.13 no.3
    • /
    • pp.118-123
    • /
    • 2021
  • Recently, digital crime is becoming more intelligent, and efficient digital forensic techniques are required to collect evidence for this. In the case of important files related to crime, a specific person may intentionally delete the file. In such a situation, data recovery is a very important procedure that can prove criminal charges. Although there are various methods to recover deleted files, we focuses on the recovery technique using HxD editor. When recovering a deleted file using the HxD editor, check the file structure and access the file data area through calculation. However, there is a possibility that errors such as arithmetic errors may occur when a file approach through calculation is used. Therefore, in this paper, we propose an algorithm that automatically calculates the header and footer of a file after checking the file signature in the root directory for efficient file recovery. If the algorithm proposed in this paper is used, it is expected that the error rate of arithmetic errors in the file recovery process can be reduced.

Measuring Automation System for Analysis of Dimensional Reationships On the Machine (상관관계 해석을 고려한 온 더 머신 자동측정 시스템)

  • 정성종
    • Proceedings of the Korean Society of Machine Tool Engineers Conference
    • /
    • 1996.03a
    • /
    • pp.183-187
    • /
    • 1996
  • On the machine measuring system composed of touch trigger probes, a DNC module, a CMM module, an analysis module and a man-machine interface unit was developed. Measuring accuracy is affected by working accuracy of the on the machine measuring system. The working accuracy of the system is due to geometric errors of th machine tool, servo errors of feed drives and positioning errors of probes. In order to compensate for the measuring errors due to the working accuracy, a calibration module was developed. The measuring automation system was realized with the on the machine measuring system and an IBM-PC on the machine center through a RS-232C. It turns the machining machine (CMM). The system is used for dimensional checking of machined components. initial job setup, part identification, identification of machining errors due to deflection and wear of tools. cutter run out, and calibration of machine tools. A horizontal machining center equipped with FANUC OMC wre used for verification of the system. The validity and reliability of the system. The validity and reliability of the system were confirmed through a series of experiments with gage blocks, ring gages, comparison measurement with a commercial CMM, and so on.

  • PDF

Formal Verification of Embedded Java Program (임베디드 자바 프로그램의 정형 검증)

  • Lee, Tae-Hoon;Kwon, Gi-Hwon
    • The KIPS Transactions:PartD
    • /
    • v.12D no.7 s.103
    • /
    • pp.931-936
    • /
    • 2005
  • There may be subtle errors in embedded software since its functionality is very complex. Thus formal verification for detecting them is very needed. Model checking is one of formal verification techniques, and SLAM is a well-known software model checking tool for verifying safety properties of embedded C program. In this paper, we develop a software model checker like SLAM for verifying embedded Java program Compared to SLAM, our tool allows to verify liveness properties as well as safety ones. As a result, we verify some desired properties in embedded Java program for controlling REGO robot.