• Title/Summary/Keyword: Charge trapping

Search Result 143, Processing Time 0.02 seconds

중성빔 식각과 중성빔 원자층 식각기술을 이용한 TiN/HfO2 layer gate stack structure의 저 손상 식각공정 개발

  • Yeon, Je-Gwan;Im, Ung-Seon;Park, Jae-Beom;Kim, Lee-Yeon;Gang, Se-Gu;Yeom, Geun-Yeong
    • Proceedings of the Korean Vacuum Society Conference
    • /
    • 2010.02a
    • /
    • pp.406-406
    • /
    • 2010
  • 일반적으로, 나노스케일의 MOS 소자에서는 게이트 절연체 두께가 감소함에 따라 tunneling effect의 증가로 인해 PID (plasma induced damage)로 인한 소자 특성 저하 현상을 감소하는 추세로 알려져 있다. 하지만 요즘 많이 사용되고 있는 high-k 게이트 절연체의 경우에는 오히려 더 많은 charge들이 trapping 되면서 PID가 오히려 더 심각해지는 현상이 나타나고 있다. 이러한 high-k 게이트 식각 시 현재는 주로 Hf-based wet etch나 dry etch가 사용되고 있지만 gate edge 영역에서 high-k 게이트 절연체의 undercut 현상이나 PID에 의한 소자특성 저하가 보고되고 있다. 본 연구에서는 이에 차세대 MOS 소자의 gate stack 구조중 issue화 되고 있는 metal gate 층과 gate dielectric 층의 식각공정에 각각 중성빔 식각과 중성빔 원자층 식각을 적용하여 전기적 손상 없이 원자레벨의 정확한 식각 조절을 해줄 수 있는 새로운 two step 식각 공정에 대한 연구를 진행하였다. 먼저 TiN metal gate 층의 식각을 위해 HBr과 $Cl_2$ 혼합가스를 사용한 중성빔 식각기술을 적용하여 100 eV 이하의 에너지 조건에서 하부층인 $HfO_2$와 거의 무한대의 식각 선택비를 얻었다. 하지만 100 eV 조건에서는 낮은 에너지에 의한 빔 스케터링으로 실제 패턴 식각시 etch foot이 발생되는 현상이 관찰되었으며, 이를 해결하기 위하여 먼저 높은 에너지로 식각을 진행하고 $HfO_2$와의 계면 근처에서 100 eV로 식각을 해주는 two step 방법을 사용하였다. 그 결과 anistropic 하고 하부층에 etch stop된 식각 형상을 관찰할 수 있었다. 다음으로 3.5nm의 매우 얇은 $HfO_2$ gate dielectric 층의 정확한 식각 깊이 조절을 위해 $BCl_3$와 Ar 가스를 이용한 중성빔 원자층 식각기술을 적용하여 $1.2\;{\AA}$/cycle의 단일막 식각 조건을 확립하고 약 30 cycle 공정시 3.5nm 두께의 $HfO_2$ 층이 완벽히 제거됨을 관찰할 수 있었다. 뿐만 아니라, vertical 한 식각 형상 및 향상된 표면 roughness를 transmission electron microscope(TEM)과 atomic force microscope (AFM)으로 관찰할 수 있었다. 이러한 중성빔 식각과 중성빔 원자층 식각기술이 결합된 새로운 gate recess 공정을 실제 MOSFET 소자에 적용하여 기존 식각 방법으로 제작된 소자 결과를 비교해 본 결과 gate leakage current가 약 one order 정도 개선되었음을 확인할 수 있었다.

  • PDF

Improvement of Operating Stabilities in Organic Field-Effect Transistors by Surface Modification on Polymeric Parylene Dielectrics (Parylene 고분자 유전체 표면제어를 통한 OFET의 소자 안정성 향상 연구)

  • Seo, Jungyoon;Oh, Seungteak;Choi, Giheon;Lee, Hwasung
    • Journal of Adhesion and Interface
    • /
    • v.22 no.3
    • /
    • pp.91-97
    • /
    • 2021
  • By introducing an organic interlayer on the Parylene C dielectric surface, the electrical device performances and the operating stabilities of organic field-effect transistors (OFETs) were improved. To achieve this goal, hexamethyldisilazane (HMDS) and octadecyltrichlorosilane (ODTS), as the organic interlayer materials, were used to control the surface energy of the Parylene C dielectrics. For the bare case used with the pristine Parylene C dielectrics, the field-effect mobility (μFET) and threshold voltage (Vth) of dinaphtho[2,3-b:2',3'-f ]thieno[3,2-b]- thiophene (DNTT) FET devices were measured at 0.12 cm2V-1s-1 and - 5.23 V, respectively. On the other hand, the OFET devices with HMDS- and ODTS-modified cases showed the improved μFET values of 0.32 and 0.34 cm2V-1s-1, respectively. More important point is that the μFET and Vth of the DNTT FET device with the ODTS-modified Parylene C dielectric presented the smallest changes during a repeated measurement of 1000 times, implying that it has the most stable operating stability. The results could be meaned that the organic interlayer, especially ODTS, effectively covers the Parylene C dielectric surface with alkyl chains and reduces the charge trapping at the interface region between active layer and dielectric, thereby improving the electrical operating stability.

Excimer-Based White Phosphorescent OLEDs with High Efficiency

  • Yang, Xiaohui;Wang, Zixing;Madakuni, Sijesh;Li, Jian;Jabbour, Ghassan E.
    • 한국정보디스플레이학회:학술대회논문집
    • /
    • 2008.10a
    • /
    • pp.1520-1521
    • /
    • 2008
  • There are several ways to demonstrate white organic light emitting diodes (OLEDs) for displays and solid state lighting applications. Among these approaches are the stacked three primary or two complementary colors light-emitting layers, multiple-doped emissive layer, and excimer and exciplex emission [1-10]. We report on white phosphorescent excimer devices by using two light emitting materials based on platinum complexes. These devices showed a peak EQE of 15.7%, with an EQE of 14.5% (17 lm/W) at $500\;cd/m^2$, and a noticeable improvement in both the CIE coordinates (0.381, 0.401) and CRI (81). Devices with the structure ITO/PEDOT:PSS/TCTA (30 nm)/26 mCPy: 12% FPt (10 nm) /26 mCPy: 2% Pt-4 (15 nm)/BCP (40 nm)/CsF/Al [device 1], ITO/PEDOT:PSS/TCTA (30 nm)/26 mCPy: 2% Pt-4 (15 nm)/26 mCPy: 12% FPt (10 nm)/BCP (40 nm)/CsF/Al [device 2], and ITO/PEDOT:PSS/TCTA (30 nm)/26 mCPy: 2% Pt-4: 12% FPt (25 nm)/BCP (40 nm)/CsF/Al [device 3] were fabricated. In these cases, the emissive layer was either the double-layer of 26 mCPy:12% FPt and 15 nm 26 mCPy: 2% Pt-4, or the single layer of 26mCPy with simultaneous doping of Pt-4 and FPt. Device characterization indicates that the CIE coordinates/CRI of device 2 were (0.341, 0.394)/75, (0.295, 0.365)/70 at 5 V and 7 V, respectively. Significant change in EL spectra with the drive voltage was observed for device 2 indicating a shift in the carrier recombination zone, while relatively stable EL spectra was observed for device 1. This indicates a better charge trapping in Pt-4 doped layers [10]. On the other hand, device 3 having a single light-emitting layer (doped simultaneously) emitted a board spectrum combining emission from the Pt-4 monomer and FPt excimer. Moreover, excellent color stability independent of the drive voltage was observed in this case. The CIE coordinates/CRI at 4 V ($40\;cd/m^2$) and 7 V ($7100\;cd/m^2$) were (0.441, 0.421)/83 and (0.440, 0.427)/81, respectively. A balance in the EL spectra can be further obtained by lowering the doping ratio of FPt. In this regard, devices with FPt concentration of 8% (denoted as device 4) were fabricated and characterized. A shift in the CIE coordinates of device 4 from (0.441, 0.421) to (0.382, 0.401) was observed due to an increase in the emission intensity ratio of Pt-4 monomer to FPt excimer. It is worth noting that the CRI values remained above 80 for such device structure. Moreover, a noticeable stability in the EL spectra with respect to changing bias voltage was measured indicating a uniform region for exciton formation. A summary of device characteristics for all cases discussed above is shown in table 1. The forward light output in each case is approximately $500\;cd/m^2$. Other parameters listed are driving voltage (Bias), current density (J), external quantum efficiency (EQE), power efficiency (P.E.), luminous efficiency (cd/A), and CIE coordinates. To conclude, a highly efficient white phosphorescent excimer-based OLEDs made with two light-emitting platinum complexes and having a simple structure showed improved EL characteristics and color properties. The EQE of these devices at $500\;cd/m^2$ is 14.5% with a corresponding power efficiency of 17 lm/W, CIE coordinates of (0.382, 0.401), and CRI of 81.

  • PDF