• Title/Summary/Keyword: Cell Voltage Monitoring(CVM)

Search Result 4, Processing Time 0.019 seconds

Implementation of Cell Voltage Monitoring System for Monitoring Multi-channel Battery (고속 다채널 배터리 모니터링을 위한 CVM 시스템의 구현)

  • Lee, Kyung-Ryang;Cho, Seung-Il;Yeon, In-Chol;Kim, Seong-Kweon
    • Journal of Satellite, Information and Communications
    • /
    • v.8 no.3
    • /
    • pp.15-19
    • /
    • 2013
  • Lithium-ion batteries have been used for high density energy storage system due to the features such as low self-discharge rate. And the unit cell battery with the voltage less than 4V is recommended to use the series connections for a high voltage charger. When batteries are charged or discharged with series connection, there may be an explosion or degradation of unit cell battery owing to undistributed internal resistance of cell battery. therefore, the voltages of unit cell batteries should be monitored to prevent an overcharging and a deep discharging. This paper introduces the implementation of CVM (Cell Voltage Monitoring) system that can transmit the 12 channel's information including voltages and temperatures with the 12-bits resolutions and the transmission speed of 192 kbps.

Implementation of Successive Approximate Register typed A/D Converter for a Monitored Battery Voltage Conversion (모니터링된 배터리 전압 변환을 위한 SAR typed A/D 컨버터의 제작)

  • Kim, Seong-Kweon;Lee, Kyung-Ryang;Yeo, Sung-Dae;Hong, Justin S.Y.;Park, Yong-Eun
    • The Journal of the Korea institute of electronic communication sciences
    • /
    • v.6 no.2
    • /
    • pp.256-261
    • /
    • 2011
  • In this paper, a design and an implementation of an Analog to Digital (A/D) converter are introduced for the conversion of monitored battery cell voltage in the cell voltage monitoring(CVM) system in battery management system(BMS), which is one of the key devices of ECO hybrid cars. The A/D converter in CVM system required a middle conversion speed and a high resolution, therefore, a successive approximate register(SAR) typed A/D converter with 10 bits resolution has been designed and implemented using Magna 0.6um 40V process. The measurement result which kept ${\pm}1$ LSB accuracy in the full scale range(FSR) of 5V, showed the usefulness of the SAR typed A/D converter in realizing a CVM system.

Development of Real-time Diagnosis Method for PEMFC Stack via Intermodulation Method (Intermodulation 방법에 의한 자동차용 연료전지 스택의 실시간 진단방법 개발)

  • Lee, Young-Hyun;Yoo, Seungyeol;Kim, Jonghyeon
    • Transactions of the Korean Society of Automotive Engineers
    • /
    • v.22 no.7
    • /
    • pp.76-83
    • /
    • 2014
  • During PEMFC(Proton Exchange Membrane Fuel Cell) operation monitoring and diagnosis are important issues for reliability and durability. Stack defect can be followed by a critical cell voltage drop in the stack. One method for monitoring the cell voltage is CVM(Cell Voltage Monitoring), where all cells in the stack are electrically connected to a voltage measuring system and monitored these voltages. The other methods are based on the EIS(Electrochemical Impedance Spectroscopy) and on nonlinear frequency response. In this paper, intermodulation(IM) method for diagnosis PEMFC stack is introduced. To detect one or more critical PEMFC cell voltage PEMFC stack is excited by two or more test sinusoid current, and the frequency response of the stack voltage is analyzed. If one or more critical cell voltage exists, higher harmonics on the voltage frequency spectrum will appear. For the proposed IM method, stack simulation and experiments are conducted.

Design of DC Level Shifter for Daisy Chain Interface (Daisy Chain Interface를 위한 DC Level Shifter 설계)

  • Yeo, Sung-Dae;Cho, Tae-Il;Cho, Seung-Il;Kim, Seong-Kweon
    • The Journal of the Korea institute of electronic communication sciences
    • /
    • v.11 no.5
    • /
    • pp.479-484
    • /
    • 2016
  • In this paper, a design of DC level shifter transmitting and receiving control and data signal which have various DC level through daisy chain interface between master IC and slave is introduced in the cell voltage monitoring (CVM). Circuit designed with a latch structure have a function to operate in high speed and for output of variable DC level through transmission gate. As a result of the simulation and the measurement, it was confirmed that control and data signal could be transferred according to the change of DC level from 0V to 30V. Delay time was measured about 170ns. but, it was considered as a negligible tolerance due to a parasitic capacitance of measuring probe and test board.