• Journal of Power Electronics
• /
• 제17권1호
• /
• pp.127-135
• /
• 2017

Recently the researches on modular multi-level converter (MMC) are being highlighted because high quality and efficient power transmission have become key issues in high voltage direct current (HVDC) systems. This paper proposes an improved pre-charging method for the sub-module (SM) capacitor of MMC-based HVDC systems, which operates in the nearest level control (NLC) modulation and does not need additional circuits or pulse width modulation (PWM) techniques. The feasibility of the proposed method was verified through computer simulations for a scaled 3-phase 10kVA MMC with 12 SMs per each arm. Hardware experiments with a scaled prototype have also been performed in the lab to confirm the simulation results.

• 대한전기학회:학술대회논문집
• /
• 대한전기학회 1999년도 하계학술대회 논문집 C
• /
• pp.1287-1289
• /
• 1999

The UPFC(Unified Power Flow Controller) controls the magnitude and phase of the series injected voltage to exchange the real and reactive power with transmission line. The UPFC consists of two inverters connected together through the DC link capacitor. This paper describes the detailed UPFC switching-level model. PWM (Pulse Width Modulation) method is chosen to operate the inverters. Automatic voltage control mode and automatic power flow control mode is selected to control the UPFC. EMTP simulation is offered to obtain the basic operation characteristics of the UPFC and the dynamic characteristics of the UPFC is studied in detail.

• 전력전자학회:학술대회논문집
• /
• 전력전자학회 2005년도 전력전자학술대회 논문집
• /
• pp.647-650
• /
• 2005

The paper aims on an analysis for dc boost control using Z-source inverter. The modified space vector PWM method is used for controlling both the dc boost and ac output controls in the Z-source inverter. The capacitor voltage and the voltage stress of device with both the shoot-through time and modulation index are analyzed considering the zero state time of inverter. The theoretical analysis is verified with the simulation studies and experiments with 32-bit DSP.

• KIEE International Transactions on Power Engineering
• /
• 제4A권4호
• /
• pp.207-213
• /
• 2004

In this paper, the on-line volt/var control algorithms of the Load Tap Changer (LTC) transformer and Shunt Capacitor (SC) are proposed for distribution volt/var compensation. In the existing volt/var control of the distribution substation, the feeder voltage and reactive power demand of the distribution are mainly controlled by the LTC transformer tap position and on/off operation of the Sc. It is very difficult to maintain volt/var at the distribution networks within the satisfactory levels due to the discrete operation characteristics of the LTC and SC. In addition, there is the limitation of the LTC and SC operation times, which affects their functional lifetimes. The proposed volt/var control algorithm determines an optimal tap position of the LTC and on/off status of the SC at a distribution substation with multiple connected feeders. The mathematical equations of the proposed method are introduced. A simple case study is performed to verify the effectiveness of the proposed method.

• Journal of Power Electronics
• /
• 제17권4호
• /
• pp.1088-1096
• /
• 2017

Load variations on a distribution line result in voltage fluctuations at the point of common coupling (PCC). In order to keep the magnitude of the PCC voltage constant at its rated value and obtain zero voltage regulation (ZVR), a D-STATCOM is installed for voltage correction. Moreover, the ZVR mode of a D-STATCOM can also be used to balance the source current during unbalanced loading. For medium voltage and high power applications, a D-STATCOM is realized by the cascaded H-bridge topology. In the ZVR mode, the D-STATCOM may draw unbalanced current and in this process is required to handle different phase powers leading to deviations in the cluster voltages. Zero sequence voltage needs to be injected for ZVR mode, which creates circulating power among the phases of the D-STATCOM. The computed zero sequence voltage and the individual DC capacitor balancing controller help the DC cluster voltage follow the reference voltage. The effectiveness of the control scheme is verified by modeling the system in MATLAB/SIMULINK. The obtained simulations are further validated by the experimental results using a dSPACE DS1106 and five-level D-STATCOM experimental set up.

• Journal of Power Electronics
• /
• 제16권4호
• /
• pp.1268-1276
• /
• 2016

A triode for alternating current (TRIAC) dimming light emitting diode (LED) driver, which adopts a variable switched capacitor for LED dimming and LED power regulation, is proposed in this paper. The proposed LED driver is power efficient, reliable, and long lasting because of the TRIAC switch that serves as its main switch. Similar to previous TRIAC dimmers for lamps, turn-on timing of a TRIAC switch can be controlled by a volume resistor, which modulates the equivalent capacitance of the proposed variable switched capacitor. Thus, LED power regulation against source voltage variation and LED dimming control can be achieved by the proposed LED driver while meeting the global standards for power factor (PF) and total harmonic distortion (THD). The long life and high power efficiency of the proposed LED driver make it appropriate for industrial lighting applications, such as those for streets, factories, parking garages, and emergency stairs. The detailed analysis of the proposed LED driver and its design procedure are presented in this paper. A prototype of 80 W was fabricated and verified by experiments, which showed that the efficiency, PF, and THD at V_s = 220 V are 93.8%, 0.95, and 22.5%, respectively; 65 W of LED dimming control was achieved with the volume resistor, and the LED power variation was well mitigated below 3.75% for 190 V < V_s < 250 V.

• 전기학회논문지P
• /
• 제64권2호
• /
• pp.79-84
• /
• 2015

Voltage sags are considered the dominant disturbances affecting power quality. Dynamic voltage restorers(DVRs) are mainly used to protect sensitive loads from the electrical network voltage disturbances such as sags or swells and could be used to reduce harmonic distortion of ac voltages. The typical DVR topology essentially contains a PWM inverter with LC Filter, an injection transformer connected between the ac voltage line and the sensitive load, and a DC energy storage device. For injecting series voltage, the PWM inverter is used and the passive filter consist of inductor(L) and capacitor(C) for harmonics elimination of the inverter. However there are voltage pulsation responses by the characteristic of the LC passive filter that eliminate the harmonics of the PWM output waveform of the inverter. Therefore, this paper presented design and feedback performance of LC filter used in the DVRs. The voltage control by LC filter should be connected in the line side since this feedback method allows a relatively faster dynamic response, enabling the elimination of voltage notches or spikes in the beginning and in the end of sags and strong load voltage THD reduction. Illustrative examples are also included.

• Journal of Power Electronics
• /
• 제18권2호
• /
• pp.558-572
• /
• 2018

In addition to its modular nature, a Hybrid Modular Multilevel Converter (HMMC) assembled from half-bridge and full-bridge sub-modules, is able to block DC faults with a minimum number of switching devices, which makes it attractive for high power applications. This paper introduces a control strategy based on the Root-Least Square (RLS) algorithm to estimate the capacitor voltages instead of using direct measurements. This action eliminates the need for voltage transducers in the HMMC sub-modules and the associated communication link with the central controller. In addition to capacitor voltage balancing and suppression of circulating currents, a fault tolerant control unit (FTCU) is integrated into the proposed strategy to modify the parameters of the HMMC controller. On advantage of the proposed FTCU is that it does not need extra components. Furthermore, a fault detection unit is adapted by utilizing a hybrid estimation scheme to detect sub-module faults. The behavior of the suggested technique is assessed using PSCAD offline simulations. In addition, it is validated using a real-time digital simulator connected to a real time controller under various normal and fault conditions. The proposed strategy shows robust performance in terms of accuracy and time response since it succeeds in stabilizing the HMMC under faults.

• 대한전기학회논문지:시스템및제어부문D
• /
• 제55권12호
• /
• pp.511-517
• /
• 2006

The key issues in high power, high energy applications such as electromagnetic launchers include safety, reliability, flexibility, efficiency, compactness, and cost. To explore some of the issues, a control scheme for a large current wave-forming was designed, built and experimentally verified using a 2.4MJ pulse power system (PPS). The PPS was made up of eight capacitors bank unit, each containing six capacitors connected in parallel. Therefore there were 48 capacitors in total, with ratings of 22kV and 50kJ each. Each unit is charged through a charging switch that is operated by air pressure. For discharging each unit has a triggered vacuum switch (TVS) with ratings of 200kA and 250kV. Hence, flexibility of a large current wave-forming can be obtained by controlling the charging voltage and the discharging times. The whole control system includes a personal computer(PC), RS232 and RS485 pseudo converter, electric/optical signal converters and eight 80C196KC micro-controller based capacitor-bank module(CBM) controllers. Hence, the PC based controller can set the capacitor charging voltages and the TVS trigger timings of each CBM controller for the current wave-forming. It also monitors and records the system status data. We illustrated that our control scheme was able to generate the large current pulse flexibly and safely by experiments. The our control scheme minimize the use of optical cables without reducing EMI noise immunity and reliability, this is resulting in cost reduction. Also, the reliability was increased by isolating ground doubly, it reduced drastically the interference of the large voltage pulse induced by the large current pulse. This paper contains the complete control scheme and details of each subsystem unit.

• 전력전자학회:학술대회논문집
• /
• 전력전자학회 2008년도 하계학술대회 논문집
• /
• pp.265-267
• /
• 2008

As generally recognized, the driving performance of a SRM at higher speed will be degraded due to the effects of back electromagnetic force (EMF). This phenomenon can be improved via voltage boosting. So in this paper an improved converter of enhancing the performance for four-phase switched reluctance motor (SRM) is proposed. By using one additional capacitor and switches, an extra controllable boosted voltage can be produced during the rise and fall periods of a motor phase current. Then this active boosted voltage can reduce the effect of EMF on the current, particularly at high speeds. The attractive features of the proposed converter are as follows: obtaining boosted voltage to improve performance of SRM with same numbers of switch and diode as asymmetric converter, having higher control flexibility and capability of boosting voltage compared with passive boosting converters, possessing lower cost and simple control in comparison with existing active boosting converters. The performances of the proposed circuit are verified by the simulation and experiment results.